EasyManuals Logo

Xilinx Virtex UltraScale+ FPGAs User Manual

Xilinx Virtex UltraScale+ FPGAs
145 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #6 background imageLoading...
Page #6 background image
Kintex
®
UltraScale™ devices provide the best price/performance/wa at 20 nm and include the
highest signal processing bandwidth in a mid-range device, next-generaon transceivers, and
low-cost packaging for an opmum blend of capability and cost-eecveness. The family is ideal
for packet processing in 100G networking and data centers applicaons as well as DSP-intensive
processing needed in next-generaon medical imaging, 8k4k video, and heterogeneous wireless
infrastructure.
Zynq
®
UltraScale+™ MPSoC devices provide 64-bit processor scalability while combining real-
me control with so and hard engines for graphics, video, waveform, and packet processing.
Integrang an ARM
®
-based system for advanced analycs and on-chip programmable logic for
task acceleraon creates unlimited possibilies for applicaons including 5G Wireless, next
generaon ADAS, and Industrial Internet-of-Things.
This user guide describes the UltraScale architecture GTM transceivers and is part of the
UltraScale architecture documentaon suite available at: www.xilinx.com/ultrascale.
Features
The GTM transceiver in the UltraScale+ FPGA is a high performance transceiver, supporng line
rates between 9.8 Gb/s and 58 Gb/s. Based on the available PLL divider conguraons in the
GTM transceivers, the following line rates are supported:
PAM4 modulaon:
58 Gb/s – 39.2 Gb/s
29 Gb/s – 19.6 Gb/s
NRZ modulaon:
29 Gb/s – 19.6 Gb/s
14.5 Gb/s – 9.8 Gb/s
The GTM transceiver is Xilinx’s rst PAM4 enabled transceiver that is highly congurable and
ghtly integrated with the programmable logic resources of the FPGA. The table below
summarizes the features by funconal group that support a wide variety of applicaons.
Table 1: GTM Transceiver Features
Group Feature
PCS
KP4 Reed-Solomon forward error correction (RS-FEC) for up to 2 x 58 Gb/s or 1 x 116 electrical and optical links
PRBS generator and checker
Programmable FPGA logic interface
Chapter 1: Transceiver and Tool Overview
UG581 (v1.0) January 4, 2019 www.xilinx.com
Virtex UltraScale+ GTM Transceivers 6
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex UltraScale+ FPGAs and is the answer not in the manual?

Xilinx Virtex UltraScale+ FPGAs Specifications

General IconGeneral
BrandXilinx
ModelVirtex UltraScale+ FPGAs
CategoryTransceiver
LanguageEnglish

Related product manuals