Intel S1200V3RP - Page 119

Intel® Server Board S1200V3RP TPS BIOS Setup Interface
Revision 1.2
105
Back to [Advanced Screen] — [Screen Map]
2. Processor Frequency
Option Values: <Current Processor Operating Frequency>
Help Text: <None>
Comments: Information only. Displays current operating frequency of the
processor.
Back to [Advanced Screen] — [Screen Map]
3. Microcode Revision
Option Values: <Microcode Revision Number>
Help Text: <None>
Comments: Information only. Displays Revision Level of the currently loaded
processor microcode.
Back to [Advanced Screen] — [Screen Map]
4. L1 Cache RAM
Option Values: <L1 cache size>
Help Text: <None>
Comments: Information only. Displays size in KB of the processor L1 Cache.
Since L1 cache is not shared between cores, this is shown as the amount of L1 cache
per core. There are two types of L1 cache, so this amount is the total of L1 Instruction
Cache plus L1 Data Cache for each core.
Back to [Advanced Screen] — [Screen Map]
5. L2 Cache RAM
Option Values: <L2 cache size>
Help Text: <None>
Comments: Information only. Displays size in KB of the processor L2 Cache.
Since L2 cache is not shared between cores, this is shown as the amount of L2 cache
per core.
Back to [Advanced Screen] — [Screen Map]
6. L3 Cache RAM
Option Values: <L3 cache size>