EasyManuals Logo

Lauterbach TRACE32-ICD User Manual

Lauterbach TRACE32-ICD
65 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #47 background imageLoading...
Page #47 background image
PPC600 Family Debugger | 47
©
1989-2022 Lauterbach
SYStem.Option.PINTDebug Program interrupt debugging
Software breakpoints for e300/e600 (former PPC603e based) cores are implemented using the TRAP
instruction. However, the CPU will not stop for JTAG directly on the TRAP instruction. Instead, the TRAP
instruction causes a program interrupt. To let the CPU stop for JTAG, the debugger sets an on-chip
breakpoint to the program interrupt address (’0700).
The on-chip breakpoint at the program interrupt address will stop on all program interrupts, not just for TRAP
instructions. If the cause of the program interrupt is other than TRAP, the debugger will print a message, the
instruction pointer will be set to the instruction that caused the interrupt.
Enable this option, if it is necessary to execute program interrupts not caused by TRAP. The debugger will
restart the CPU automatically. This event will be displayed in the status line. Please note that this feature has
an impact on the real-time behavior, because the CPU will stop for a short time every time a program
interrupt occurs.
SYStem.Option.PPCLittleEnd PPC little endian mode
Enable this system option if the PowerPC core is operated in modified (PowerPC) little endian mode. If the
CPU is configured for true little endian mode, use the command SYStem.Option.LittleEnd.
To find out which mode is supported by the target processor, see Little Endian Operation.
Format: SYStem.Option.PINTDebug [ON | OFF]
NOTE:
On some PowerPC core derivatives, SYStem.Option.PINTDebug can
not support debugging of illegal instruction type program interrupts. In
this case, illegal instructions halt the core similar to software breakpoints,
but without affecting SRR registers).
Affected processors are:
- MPC82XX, MPC5200 and RHPPC (G2/G2_LE cores)
- MPC830x (e200c4), MPC831x (e300c3) and MPC832x (e200c2)
- MPC512x (e200c4)
•If SYStem.Option.PINTDebug is enabled, on-chip breakpoints at the first
instruction of the program interrupt handler (’0700) are not possible. Set
the on-chip breakpoint to ’0704 or other.
Format: SYStem.Option.PPCLittleEnd [ON | OFF]

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lauterbach TRACE32-ICD and is the answer not in the manual?

Lauterbach TRACE32-ICD Specifications

General IconGeneral
BrandLauterbach
ModelTRACE32-ICD
CategoryComputer Accessories
LanguageEnglish

Related product manuals