Xilinx 7 Series User Manual

7 Series FPGAs GTP Transceivers User Guide www.xilinx.com 153
UG482 (v1.9) December 19, 2016
RX Margin Analysis
The diagnostic use modes could be used, for example, to examine the pattern of burst errors due to
equalization behavior.
Figure 4-23 documents the state transitions in the eye scan state machine.
ES_CONTROL[1:0] are the signals arm and run, respectively. From the WAIT state, run initiates
the BER measurement loop (left) and arm starts the diagnostic loop (right).
The RESET state zeros the error and sample counters, then enters the COUNT state or the ARMED
state (depending on whether run or arm is active).
In the COUNT state, samples and errors are accumulated in the counters. When either counter is
saturated, both counters stop and transition to the END state. This transition to the END state is
detected by polling es_control_status[3:0]. Bit 0 (done) is set active only in the END, READ, and
WAIT states. Bits [3:1] display the current state of the state machine.
The END state transitions to the WAIT state when run is set back to zero. The
es_sample_count[15:0] and es_error_count[15:0] can be read either in the END or WAIT state.
In the ARMED state, the FIFOs (successive cycles of Rdata and of Sdata) are stopped when a trigger
event occurs. The trigger event is either the count qualifier pulse, the logical OR of all bits into the
error counter, or a manual trigger provided from a DRP data input or from a port. One of these four
options is selected by trig[3:0] = ES_CONTROL[5:2].
In the READ state, the last two cycles of Rdata can be read from the COE status register,
es_rdata[79:0], and the last two cycles of Sdata can be read from the COE status register,
es_sdata[79:0].
X-Ref Target - Figure 4-23
Figure 4-23: Eye Scan State Machine
UG482_c4_12_110911
run
or
arm
arm and
sample_count_zero and
error_count_zero
run and
sample_count_zero and
error_count_zero
WAIT
(000)
RESET
(001)
COUNT
(011)
ARMED
(101)
trigger event or
(arm = 0 and
trig[2:0] = 000)
arm = 0run = 0
sample_count_sat or
error_count_sat or
run = 0
END
(010)
READ
(100)
Send Feedback

Xilinx 7 Series Specifications

General

Process Technology	28nm
Transceivers	Up to 96
I/O Pins	Up to 1, 200
Transceiver Data Rate	Up to 28.05 Gbps
Power Consumption	Varies by device
Operating Temperature	Commercial, Industrial
Package Options	BGA, CSP
Family	Artix-7, Kintex-7, Virtex-7
DSP Slices	16 - 3600

Summary

Chapter 1: Transceiver and Tool Overview

Overview and Features

Summary of GTP transceiver features and capabilities, including data rate and protocol support.

7 Series FPGAs Transceivers Wizard

Details on using the Wizard to generate GTP transceiver instantiation wrappers.

Simulation

Prerequisites and considerations for simulating GTP transceiver designs.

Implementation

Information on mapping GTP transceivers to device resources and creating UCF files.

Chapter 2: Shared Features

Reference Clock Input Structure

Description of the reference clock input buffer and its internal structure.

Reference Clock Selection and Distribution

Options for reference clock input, routing, and selection for GTP transceivers.

PLL

Details on the ring oscillator PLLs (PLL0 and PLL1) within the GTP Quad.

Reset and Initialization

Procedure for initializing the GTP transceiver after FPGA configuration.

Reset Modes

Explanation of sequential and single reset modes for GTP transceiver operation.

PLL Reset

Procedure for resetting the PLLs (PLL0 and PLL1) before use.

TX Initialization and Reset

Details on the TX reset state machine and its operation.

RX Initialization and Reset

Overview of RX initialization and reset processes, including sequential and single modes.

Power Down

Description of power-down modes for GTP transceiver channels and PLLs.

Loopback

Configuration and functionality of loopback modes for transceiver testing.

Dynamic Reconfiguration Port

Interface for dynamically changing parameters of GTPE2_CHANNEL and GTPE2_COMMON primitives.

Digital Monitor

Visibility into adaptation loops and convergence states for link optimization.

Chapter 3: Transmitter

TX Overview

Introduction to the GTP transceiver transmitter's functional blocks.

FPGA TX Interface

The FPGA's gateway to the TX datapath, including interface width and clocking.

TX 8B/10B Encoder

Functionality, bit/byte ordering, and K characters for 8B/10B encoding.

TX Gearbox

Support for 64B/66B and 64B/67B encoding for high-speed data protocols.

TX Buffer

Description of the TX buffer and phase alignment circuit for resolving clock domain differences.

TX Buffer Bypass

Advanced feature for adjusting phase difference and TX delay alignment.

TX Pattern Generator

Generation of PRBS and other test patterns for signal integrity testing.

TX Configurable Driver

Features of the TX driver, including voltage control, pre-emphasis, and termination.

TX Receiver Detect Support for PCI Express Designs

Feature for the transmitter to detect receiver presence on a link.

TX Out-of-Band Signaling

Support for OOB sequences in SATA/SAS and beaconing in PCI Express.

Chapter 4: Receiver

RX Overview

Introduction to the GTP transceiver receiver's functional blocks.

RX Analog Front End

Description of the RX analog front end buffer with configurable termination.

RX Out-of-Band Signaling

Support for OOB sequences in SATA/SAS and beaconing in PCI Express.

RX Equalizer

Power-efficient adaptive CTLE for compensating signal distortion.

RX CDR

Clock and data recovery circuit architecture and operation.

RX Fabric Clock Output Control

Control of serial and parallel clock dividers for the RX datapath.

RX Margin Analysis

Mechanism to measure and visualize receiver eye margin after equalization.

RX Polarity Control

Functionality to invert the polarity of incoming data.

RX Pattern Checker

Built-in PRBS checker for testing signal integrity.

RX Byte and Word Alignment

Process of aligning serial data to symbol boundaries for parallel data usage.

RX 8B/10B Decoder

Decoding of 8B/10B encoded data, including features and error handling.

RX Buffer Bypass

Advanced feature to bypass the RX elastic buffer for reduced latency.

RX Elastic Buffer

Functionality of the RX elastic buffer for resolving clock domain phase differences.

RX Clock Correction

Mechanism to bridge clock domain differences and prevent buffer overflow/underflow.

RX Channel Bonding

Feature to cancel skew between lanes by adjusting RX elastic buffer latency.

RX Gearbox

Support for 64B/66B and 64B/67B header and payload separation.

FPGA RX Interface

The FPGA's gateway to the RX datapath, including port widths and clocking.

Chapter 5: Board Design Guidelines

Overview

Introduction to implementing GTP transceiver designs on printed circuit boards.

Pin Description and Design Guidelines

Guidelines for routing GTP transceiver signals and managing SelectIO activity.

GTP Pin Descriptions

Detailed description of GTP Quad pins and their functions.

Termination Resistor Calibration Circuit

Description of the RCAL circuit for resistor calibration.

Analog Power Supply Pins

Discussion of MGTAVCC and MGTAVTT power planes and their organization.

Reference Clock

Selection criteria for reference clock sources and oscillators.

Power Supply and Filtering

Considerations for analog power supplies, regulators, and filtering.

PCB Design Checklist

A checklist for designing and reviewing GTP transceiver PCB schematics and layouts.

Appendix A: Placement Information by Package

CPG236 Package Placement Diagram

Placement diagram for the CPG236 package, showing GTP transceiver locations.

CSG325 Package Placement Diagram

Placement diagram for the CSG325 package, showing GTP transceiver locations.

CLG485 Package Placement Diagram

Placement diagram for the CLG485 package, showing GTP transceiver locations.

FGG484 Package Placement Diagram

Placement diagram for the FGG484 package, showing GTP transceiver locations.

FGG676 Package Placement Diagram

Placement diagram for the FGG676 package, showing GTP transceiver locations.

FBG484 Package Placement Diagram

Placement diagram for the FBG484 package, showing GTP transceiver locations.

SBG484 Package Placement Diagram

Placement diagram for the SBG484 package, showing GTP transceiver locations.

FFG1156 Package Placement Diagram

Placement diagram for the FFG1156 package, showing GTP transceiver locations.

Appendix B: Placement Information by Device

Appendix C: 8B/10B Valid Characters

Appendix D: DRP Address Map of the GTP Transceiver