4.1 About this programmers model
The following information applies to the SCC registers and to the system configuration registers or
SYS_CFG registers:
• The base address is not fixed, and can be different for any particular system implementation. The
offset of each register from the base address is fixed.
• Do not attempt to access reserved or unused address locations. Attempting to access these locations
can result in UNPREDICTABLE behavior.
• Unless otherwise stated in the accompanying text:
— Do not modify undefined register bits.
— Ignore undefined register bits on reads.
— All register bits are reset to a logic 0 by a system or powerup reset.
— Table 4-1 MPS2 and MPS2+ SCC register summary on page 4-62 describes register access type
as follows:
RW: Read and write.
RO: Read only.
WO: Write only.
4 Programmers Model
4.1 About this programmers model
100112_0200_09_en Copyright © 2013–2016, 2018–2020 Arm Limited or its affiliates. All
rights reserved.
4-60
Non-Confidential
To Next Page
Loading...
Need help?
General
