Chapter 4
Programmers Model
This chapter describes the programmers model of the MPS2 and MPS2+ FPGA Prototyping Boards.
It contains the following sections:
• 4.1 About this programmers model on page 4-60.
• 4.2 Memory map on page 4-61.
• 4.3 Register summary on page 4-62.
• 4.4 SCC register descriptions on page 4-63.
• 4.5 System configuration registers on page 4-70.
100112_0200_09_en Copyright © 2013–2016, 2018–2020 Arm Limited or its affiliates. All
rights reserved.
4-59
Non-Confidential