EasyManua.ls Logo

Intergraph StudioZ RAX - Board Layout

Default Icon
132 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
65
Board Layout
Memory Sockets
J21
CPU 2CPU 0CPU 1CPU 3
VRM 3
VRM 1
VRM 2
VRM 0
OPB 0
(Primary
Auxiliary)
82454
OPB 0
(Primary
Compatibility)
82454
Sideband Connector PCI Connector 1PCI Connector 0
Memory Sockets
J36 J37 J52
PCI
Bridge
Lithium
Battery
J19 J20J17 J18
PCI Bridge
Two PCI bridge chips (Intel OPB 0 82454) provide high-bandwidth PCI compatibility for the system.
One bridge chip supports PCI bus 0 (Primary Compatibility bus), and is the path by which processors
have access to all PC compatibility devices such as the ISA bus, BIOS PROM, and graphics controller.
PCI bus 0 supports slots 1 through 3. PCI bus 1 (Primary Auxiliary bus) is also bridged directly off the
P6 bus by the second 82454 and supports PCI slots 4 through 7. For best system performance, high-
bandwidth devices that efficiently use PCI burst protocols to transfer data as bus masters should reside
on PCI bus 1 or 2 (slots 1 though 7).
Lithium Battery
The Lithium battery on the processor board provides power to the real time clock, which the power
distribution board uses to display the current time on the LCD screen. As long as the system is running,
the batteries are not used to sustain the information. If the battery fails, the LCD screen will not display
the date and time. You can replace the failed battery following these instructions:

Table of Contents