EasyManua.ls Logo

NXP Semiconductors MPC5777M - Page 48

NXP Semiconductors MPC5777M
168 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MPC5777M Microcontroller Data Sheet, Rev. 6
Electrical characteristics
NXP Semiconductors48
PLL0LTJ
CC PLL0 output long term jitter
3,4
f
PLL0IN
= 20 MHz (resonator),
VCO frequency = 800 MHz
10 periods
accumulated jitter
(80 MHz equivalent
frequency), 6-sigma
pk-pk
——±250ps
16 periods
accumulated jitter
(50 MHz equivalent
frequency), 6-sigma
pk-pk
——±300ps
long term jitter
(< 1 MHz equivalent
frequency), 6-sigma
pk-pk)
——±500ps
I
PLL0
CC PLL0 consumption FINE LOCK state 5 mA
1
f
PLL0IN
frequency must be scaled down using PLLDIG_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8
MHz–20 MHz.
2
PLL0IN clock retrieved directly from either internal RCOSC or external XOSC clock. Input characteristics are granted when
using internal RCOSC or external oscillator is used in functional mode.
3
PLL jitter is guaranteed when transient currents on the V
DDLV
supply are within the I
SPIKE
parameter value in Table 10 (DC
electrical specifications).
4
Noise on the V
DD_LV
supply with frequency content below 40 KHz and above 50 MHz is filtered by the PLL. Noise on the
V
DD_LV
supply with frequency content in the range of 40 KHz – 50 MHz must be filtered externally to the device.
Table 22. PLL1 electrical characteristics
Symbol Parameter Conditions
Value
Unit
Min Typ Max
f
PLL1IN
SR PLL1 input clock
1
1
PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when
using internal PLL0 or external oscillator is used in functional mode.
—3878MHz
PLL1IN
SR PLL1 input clock duty cycle
1
—3565%
f
PLL1VCO
CC PLL1 VCO frequency 600 1250 MHz
f
PLL1VCOFR
CC PLL1 VCO free running
frequency
35 400 MHz
f
PLL1PHI
CC PLL1 output clock PHI 4.762 600 MHz
t
PLL1LOCK
CC PLL1 lock time 100 µs
f
PLL1MOD
CC PLL1 modulation frequency 250 kHz

PLL1MOD
| CC PLL1 modulation depth (when
enabled)
Center spread 0.25 2 %
Down spread 0.5 4 %
I
PLL1
CC PLL1 consumption FINE LOCK state 6 mA
Table 21. PLL0 electrical characteristics (continued)
Symbol Parameter Conditions
Value
Unit
Min Typ Max

Table of Contents

Other manuals for NXP Semiconductors MPC5777M

Related product manuals