EasyManua.ls Logo

Panasonic SA-BT100P - Page 101

Panasonic SA-BT100P
174 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TO DIGITAL
SECTION (2/2)
(PEAKS PRO2)
: +B SIGNAL LINE
A
DIGITAL (PEAKS PRO2) CIRCUIT
SCHEMATIC DIAGRAM - 5
SA-BT100P/PC DIGITAL (PEAKS PRO2) CIRCUIT
1/2 2/2
A
B
C
D
E
F
G
H
1234567891011121314
1234567891011121314
A28
CK33XI
G_CK33XI_B
G_768FSA_B
100
R51045
G_CK33IN_B
0.1C51028
C51030 0.1
0.1C51027
C51026 0.1
C51024 0.1
C51023 0.1
C51022 0.1
G_CK27A_B
R51031
47
47
R51054
C51071
0.01
10C51069
C51070 0.01
C51072 0.01
G_CK27A0_B
A31 CK27A
H0J250500069
X51003
AB20
VDD
AJ29
VDD
AM32
VDD
AL24
VDD
AN34
VDD
AL25
VDD
AN33
VDD
AK30
VDD
AL31
VDD
AH28
VDD
15P
C51097
C51095
12P
G_CK27A0_A
G_CK27A_A
A34
VDD33
A32
VDD33
A33
VDD33
LB51013
J0JGC0000020
L31
VDD33
AE31
VDD33
AA31
VDD33
G28
VDD33
B32
VDD33
D31
VDD33
F29
VDD33
E30
VDD33
C32
VDD33
J0JGC0000020
LB51014
J0JGC0000020
LB51015
C51059 0.01
C51058 0.01
0.01
C51065
C51064 0.01
C51063 0.01
C51062 10
10C51057
C51049 0.01
C51050 0.01
C51048 0.01
10C51047
R22
VDD33
N20
VDD
N19
VDD
T21
VDD
V21
VDD
V20
VDD
W22
VDD
W20
VDD
V22
VDD
W21
VDD
T22
VDD
P19
VDD
K4
VDD
H7
VDD
P16
VDD
P15
VDD
R16
VDD
T13
VDD
T14
VDD
R17
VDD
P17
VDD
R13
VDD
N16
VDD
N14
VDD
L4
VDD
N15
VDD
N17
VDD
D3
VDD
D2
VDD
E4
VDD
C1
VDD
C2
VDD
G6
VDD
F5
VDD
D16
VDD33
D8
VDD33
LB51012
J0JGC0000020
D12
VDD33
10C51040
N21
VDD33
P22
VDD33
D24
VDD33
D20
VDD33
C51042 0.01
C51043 0.01
C51041 0.01
LB51016
J0JGC0000020
Y22
VDD
Y21
VDD
AB19
VDD
AA22
VDD
G_A1EXCK_A
G_A1EXCK_B
47
R51033
B30 AEXCKA
C51039
0.1
A29
CK33XO
47
R51053
0.1
C51096
G_CK74_A
J0JGC0000020
LB51008
LB51007
J0JGC0000020
R51006
0
R51018 47
F27 ASEL0A
47
R51039
G_VC27A_B
R51014
6.8K
51K
R51019
AP2
CK33IN
R51046
100
B28 ASEL1A
6
7
5
2
4
3
81
IC51005
C1CB00002408
47
R51038
0.1
C51036
12
13
11
10
2
3
1
7
8
9
5
4
6
16
18
20
22
25
24
28
26
27
23
21
19
17
14 15
IC51003
C1CB00002777
R51009
2.7K
H0J270500112
X51001
7P
C51013
R51008
1.5K
R51013
6.8K
C51018
1
R51023
390
7P
C51014
C51017
1
XTRST0
B1GDCFGG0028
QR51002
C51001
0.01
B1GBCFGG0024
QR51003
3
1
2
4
5
IC51002
C0EBE0000368
86
57
42
13
RX51001
D1H84724A024
ST_D3R3V
RESET
SWITCH
SWITCH
SWITCH
SWITCH
PK_D1R2V_C
XPKRST
B1GDCFGG0028
QR51001
J0JYC0000070
LB51001
J0JYC0000070
LB51002
J0JYC0000070
LB51003
R29
AVSS_APLL2
T28
AVDD_APLL1
AH8
AVSS_DPLL
AG7
AVDD_DPL
T33
AVDD_RX1_SATA
T29
AVDD_MPLL_1
T34
AVSS_RX1_SATA
R34
AVDD_MPLL_2
R30
AVSS_APLL1
0.1
C51009
0.1
C51010
0.1
C51006
C51008
0.1
0.1
C51007
F1H0J4740004
FL51001
F1H0J4740004
FL51009
F1H0J4740004
FL51014
F1H0J4740004
FL51002
F1H0J4740004
FL51003
F1H0J4740004
FL51004
F1H0J4740004
FL51005
F1H0J4740004
FL51006
P33
AVDD_APLL2
C51005
0.1
W33
AVDD_TX1_SATA
0.1
C51012
V32
AVSS_TRM_SATA
U30
AVSS_TRM_SATA
U29
AVSS_TRM_SATA
U32
AVSS_TRM_SATA
U31
AVSS_TRM_SATA
T30
AVSS_TRM_SATA
Y34
AVDDBGR_SATA
R31
AVSS_TRM_SATA
W34
AVSS_TX1_SATA
U28
AVSS_TRM_SATA
0.1
C51011
A16XRST
XRST
F17XSRST
10K
R51050
PKS_STATE
B1GBCFGG0024
QR51004
C51004
0.01
10K
R51001
DGND
G_CK74_B
C28VSELA
F28CK74A
B29VC27A
G_VC27A_A
LB51005
J0JYC0000070
LB51004
J0JYC0000070
SYSTEM CLOCK
VDD VDD
GND
33.3MCLK
33.3M
X2X1/CLK
DDR2 PLL CLOCK
PEAKS-Pro CLOCK
VSSA
VCXO #1
VDDA
DS
DN
DN
DN
DN
DN
EX
VDDVOUT
NC
PEAKS-Pro RESET
VSS
EX
HDCLK
VDD
MCLK
VSS_SD
VSS
CLK36M
AI
VSS_HD
SEL_HD
CLK54M
TEST_I
VDD_SD
CLK27M2
VDDIO(1.2V)
DH
VDDIO(3.3V)
CLK27M1
VDD_HD
VSS_V
VDD_V
VCTRL
CLK_MODEM
TEST_A
SEL_MC0
TEST_H
SEL_MC1
CLK384FS
OE
XTAL_IN
XTAL_OUT
F1H0J4740004
FL51012
CLOCK GENERATOR
F1H0J4740004
FL51021
F1H0J4740004
FL51018
F1H0J4740004
FL51028
F1H0J4740004
FL51026
F1H0J4740004
FL51025
F1H0J4740004
FL51024
F1H0J4740004
FL51023
F1H0J4740004
FL51022
F1H0J4740004
FL51011
F1H0J4740004
FL51007
F1H0J4740004
FL51023
DH : DIGITAL (DAC HDMI) : SCHEMATIC DIAGRAM -1 ~ 2
DN : DIGITAL (DIGITAL NET) : SCHEMATIC DIAGRAM - 3 ~ 4
PK : DIGITAL (PEAKS PRO2) : SCHEMATIC DIAGRAM - 5 ~ 6
AI : DIGITAL (AUDIO I/O) : SCHEMATIC DIAGRAM - 7
PE : DIGITAL (PRO2 PERI) : SCHEMATIC DIAGRAM - 8 ~ 9
EX : DIGITAL (PRO2 EXBUS) : SCHEMATIC DIAGRAM - 10 ~ 11
D0 : DIGITAL (PRO2 DDR2 CH0) : SCHEMATIC DIAGRAM - 12 ~ 13
D1 : DIGITAL (PRO2 DDR2 CH1) : SCHEMATIC DIAGRAM - 13 ~ 14
ET : DIGITAL (PRO2 ETHER) : SCHEMATIC DIAGRAM - 16
CLOCK GENERATOR
IC51001
MN2WS0043AP
PEAKS-PRO2
SA-BT100P / SA-BT100PC
101

Table of Contents