Home
Xilinx
Motherboard
Spartan-3E
Xilinx Spartan-3E User Manual
4
of 1
of 1 rating
164 pages
Give review
Manual
Specs
To Next Page
To Next Page
To Previous Page
To Previous Page
Loading...
12
8
w
w
w
.x
il
inx
.
c
om
Sp
ar
ta
n-3
E
Star
ter
K
it B
o
ar
d
U
ser
G
uid
e
U
G
23
0 (v
1.0
)
Ma
rch
9,
200
6
Cha
p
ter 16
:
X
C
2
C
6
4
A
CoolRunne
r
-
II
CP
LD
R
Relat
e
d Res
our
ces
•
Co
o
l
Run
n
er
-II CPLD
F
a
m
ily
D
a
ta
Sh
eet
htt
p
:
/
/d
i
r
ect.xilin
x.com
/
bv
d
o
cs/
p
ublica
tio
ns
/d
s0
9
0
.pd
f
•
X
C
2C64
A Coo
l
Ru
nn
er
-I
I
CP
LD D
a
t
a
She
e
t
htt
p
:
/
/d
i
r
ect.xilin
x.com
/
bvd
o
cs/
p
ublica
tio
ns
/d
s3
1
1
.
p
d
f
•
Def
a
ult X
C
2
C
6
4
A
CP
L
D
Desi
gn for S
p
a
r
ta
n
-
3
E
S
t
a
r
ter K
i
t Boa
r
d
htt
p
:
/
/w
ww
.
x
ili
nx
.
c
om
/s
3e
s
t
ar
te
r
127
129
Table of Contents
Default Chapter
2
Revision History
2
Table of Contents
3
FPGA Configurations Settings, Platform Flash PROM, SPI Serial Flash, JTAG
7
FPGA I/O Banks 2 and 3" • "Power Supply Decoupling
7
RS-232 Ports, VGA Port, and PS/2 Port
7
This Appendix Provides the Following Circuit Board Schematics:
7
Preface: about this Guide
9
Acknowledgements
9
Guide Contents
9
Additional Resources
10
XC2C64A Coolrunner-II CPLD
10
Chapter 1: Introduction and Overview
11
Choose the Starter Kit Board for Your Needs
11
Spartan-3E FPGA Features and Embedded Processing Functions
11
Learning Xilinx FPGA, CPLD, and ISE Development Software Basics
11
Advanced Spartan-3 Generation Development Boards
11
Key Components and Features
12
Design Trade-Offs
13
Configuration Methods Galore
13
Voltages for All Applications
13
Related Resources
13
Chapter 2: Switches, Buttons, and Knob
15
Slide Switches
15
Locations and Labels
15
Operation
15
UCF Location Constraints
15
Push-Button Switches
16
Locations and Labels
16
Operation
16
UCF Location Constraints
17
Rotary Push-Button Switch
17
Locations and Labels
17
Operation
17
Push-Button Switch
17
Rotary Shaft Encoder
18
UCF Location Constraints
19
Discrete Leds
19
Locations and Labels
19
Operation
20
UCF Location Constraints
20
Related Resources
20
Chapter 3: Clock Sources
21
Overview
21
Auxiliary Clock Oscillator Socket
22
SMA Clock Input or Output Connector
22
UCF Constraints
22
Location
22
Clock Period Constraints
23
Clock Connections
22
Voltage Control
22
50 Mhz On-Board Oscillator
22
Related Resources
23
Chapter 4: FPGA Configuration Options
25
Configuration Mode Jumpers
26
PROG Push Button
27
DONE Pin LED
27
Programming the FPGA, CPLD, or Platform Flash PROM Via USB
28
Connecting the USB Cable
28
Programming Via Impact
29
Programming Platform Flash PROM Via USB
31
Generating the FPGA Configuration Bitstream File
31
Generating the PROM File
33
Programming the Platform Flash PROM
37
Chapter 5: Character LCD Screen
41
Overview
41
Character LCD Interface Signals
42
Voltage Compatibility
42
Interaction with Intel Strataflash
42
UCF Location Constraints
43
LCD Controller
43
Memory Map
43
DD Ram
43
Cg Rom
44
Cg Ram
45
Command Set
46
Disabled
47
Clear Display
47
Return Cursor Home
47
Entry Mode Set
47
Display On/Off
48
Cursor and Display Shift
48
Function Set
49
Set CG RAM Address
49
Set DD RAM Address
49
Read Busy Flag and Address
49
Write Data to CG RAM or DD RAM
49
Read Data from CG RAM or DD RAM
50
Operation
50
Four-Bit Data Interface
50
Transferring 8-Bit Data over the 4-Bit Interface
51
Initializing the Display
51
Power-On Initialization
51
Display Configuration
51
Writing Data to the Display
52
Disabling the Unused LCD
52
Related Resources
52
Chapter 6: VGA Display Port
53
Signal Timing for a 60 Hz, 640X480 VGA Display
54
VGA Signal Timing
56
UCF Location Constraints
57
Related Resources
57
Chapter 7 : RS-232 Serial Ports
59
Overview
59
UCF Location Constraints
60
Chapter 8: PS/2 Mouse/Keyboard Port
61
Keyboard
62
Mouse
64
Voltage Supply
65
UCF Location Constraints
65
Related Resources
65
Chapter 9: Digital to Analog Converter (DAC)
67
SPI Communication
67
Interface Signals
68
Disable Other Devices on the SPI Bus to Avoid Contention
68
SPI Communication Details
69
Communication Protocol
69
Specifying the DAC Output Voltage
70
DAC Outputs a and B
70
DAC Outputs C and D
70
UCF Location Constraints
71
Related Resources
71
Chapter 10: Analog Capture Circuit
73
Digital Outputs from Analog Inputs
74
Programmable Pre-Amplifier
75
Interface
75
Programmable Gain
75
SPI Control Interface
76
UCF Location Constraints
77
Analog to Digital Converter (ADC)
77
Interface
77
SPI Control Interface
77
UCF Location Constraints
78
Connecting Analog Inputs
79
Related Resources
79
Disable Other Devices on the SPI Bus to Avoid Contention
79
Chapter 11: Intel Strataflash Parallel nor Flash PROM
81
Strataflash Connections
82
Shared Connections
85
Character LCD
85
Xilinx XC2C64A CPLD
85
SPI Data Line
85
UCF Location Constraints
86
Address
86
Data
86
Control
87
Setting the FPGA Mode Select Pins
87
Related Resources
87
Chapter 12: SPI Serial Flash
89
UCF Location Constraints
89
Configuring from SPI Flash
90
Setting the FPGA Mode Select Pins
90
Creating an SPI Serial Flash PROM File
91
Setting the Configuration Clock Rate
91
Formatting an SPI Flash PROM File
92
Downloading the Design to SPI Flash
96
Downloading the SPI Flash Using XSPI
96
Download and Install the XSPI Programming Utility
96
Attach a JTAG Parallel Programming Cable
96
Insert Jumper on JP8 and Hold PROG_B Low
97
Programming the SPI Flash with the XSPI Software
98
Additional Design Details
99
Shared SPI Bus with Peripherals
99
Other SPI Flash Control Signals
100
Variant Select Pins, VS[2:0]
100
Jumper Block J11
100
Programming Header J12
100
Multi-Package Layout
100
Related Resources
102
Chapter 13: DDR SDRAM
103
DDR SDRAM Connections
104
UCF Location Constraints
106
Address
106
Data
106
Control
107
Reserve FPGA VREF Pins
107
Related Resources
107
Chapter 14: 10/100 Ethernet Physical Layer Interface
110
Ethernet PHY Connections
110
Microblaze Ethernet IP Cores
111
UCF Location Constraints
112
Related Resources
112
Chapter 15: Expansion Connectors
113
Hirose 100-Pin FX2 Edge Connector (J3)
113
Voltage Supplies to the Connector
114
Connector Pinout and FPGA Connections
114
Compatible Board
116
Mating Receptacle Connectors
116
Differential I/O
116
Using Differential Inputs
118
Using Differential Outputs
119
UCF Location Constraints
119
Six-Pin Accessory Headers
121
Header J1
121
Header J2
121
Header J4
122
UCF Location Constraints
122
Connectorless Debugging Port Landing Pads (J6)
123
Related Resources
124
Chapter 16: XC2C64A Coolrunner-II CPLD
125
UCF Location Constraints
127
FPGA Connections to CPLD
127
Cpld
127
Related Resources
128
Chapter 17: DS2432 1-Wire SHA-1 EEPROM
129
UCF Location Constraints
129
Related Resources
129
Appendix A: Schematics
132
FX2 Expansion Header, 6-Pin Headers, and Connectorless Probe Header
132
RS-232 Ports, VGA Port, and PS/2 Port
134
Ethernet PHY, Magnetics, and RJ-11 Connector
136
Voltage Regulators
138
FPGA Configurations Settings, Platform Flash PROM, SPI Serial Flash, JTAG Connections
140
FPGA I/O Banks 0 and 1, Oscillators
142
FPGA I/O Banks 2 and 3
144
Power Supply Decoupling
146
XC2C64A Coolrunner-II CPLD
148
Linear Technology ADC and DAC
150
Intel Strataflash Parallel nor Flash Memory and Micron DDR SDRAM
152
Buttons, Switches, Rotary Encoder, and Character LCD
154
DDR SDRAM Series Termination and FX2 Connector Differential Termination
156
4
Based on 1 rating
Ask a question
Give review
Questions and Answers:
Need help?
Do you have a question about the Xilinx Spartan-3E and is the answer not in the manual?
Ask a question
Xilinx Spartan-3E Specifications
General
Brand
Xilinx
Model
Spartan-3E
Category
Motherboard
Language
English
Related product manuals
Xilinx Spartan-7 SP701
4 pages
Xilinx SP605
70 pages
Xilinx SP701
50 pages
MIcroBlaze Development Spartan-3E 1600E Kit
168 pages
Xilinx ZC702
78 pages
Xilinx VCU128
100 pages
Xilinx Virtex-4
176 pages
Xilinx Zynq-7000
678 pages
Xilinx Zynq-7000 ZC702
4 pages
Xilinx Artix-7 FPGA AC701
40 pages
Xilinx Kintex-7 FPGA KC705
40 pages
Virtex-7 FPGA VC7222 IBERT
68 pages
To Next PageTo Next PageTo Previous PageTo Previous Page
Loading...
Need help?
General
