EasyManua.ls Logo

Xilinx Spartan-3E - Power Supply Decoupling

Xilinx Spartan-3E
164 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
146 www.xilinx.com Spartan-3E Start Kit Board User Guide
UG230 (v1.0) March 9, 2006
Appendix A:
Schematics
R
Power Supply Decoupling
IC10PWR represents the various voltage supply inputs to the FPGA and shows the power
decoupling network.
Jumper JP9 defines the voltage applied to VCCO on I/O Bank 0. The default setting is 3.3V.
See “Voltage Control,” page 22 and Voltage Supplies to the Connector, page 114 for
additional details.

Table of Contents

Related product manuals