AMD Vega 10 - Page 107

Ball Reference Signal Name
R33 VDDCR_SOC
R34 VDDCR_SOC
R35 VDDCR_SOC
R36 VDDCR_SOC
R37 VDDCR_SOC
R38 DFTIO_315
R39 DFTIO_270
R40 DFTIO_309
R41 VDDCR_SOC
R42 DFTIO_284
R43 DFTIO_262
R44 DFTIO_263
R45 VDDCR_SOC
T1 VSS
T2 TX0P_DPD2P
T3 TX0M_DPD2N
T4 VSS
T5 SWAPLOCKA
T6 SWAPLOCKB
T7 VSS
T8 GPIO_0
T9 GPIO_SVD0
T10 RSVD
T11 VSS
T12 VSS
T13 VDDCR_SOC
T14 VDDCR_SOC
T15 VSS
T16 VSS
T17 VDDCR_SOC
T18 VDDCR_SOC
T19 VSS
T20 VSS
T21 VDDCR_SOC
T22 VDDCR_SOC
T23 VSS
T24 VSS
T25 VDDCR_SOC
T26 VDDCR_SOC
T27 VSS
T28 VSS
T29 VDDCR_SOC
Pin Listings 95
© 2017 Advanced Micro Devices, Inc.
AMD Confidential - Do not duplicate.
"Vega 10" Databook
56006_1.00