EasyManua.ls Logo

AMD Vega 10 - Chapter 3 Signal Descriptions; PCI Express Bus Interface

AMD Vega 10
188 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
3
Signal Descriptions
This section describes the signals of "Vega 10".
The following conventions are used:
All active low signals are shown with the suffix “B”, such as CASA0B.
“PD” denotes a permanent internal pull down. “PD-register” denotes an internal
pull down which is register controlled, and by default is turned off. “PD-reset”
denotes an internal pull down which is register controlled, and by default is
turned on. “PD-reset” also denotes that the internal pull down is active during
reset. “PD” or “PD-reset” is not relevant when the pins are in output modes.
To designate a group of pins that have the same pin name but are distinguished
by a trailing number only, such as QSA_0, QSA_1, or QSA_2, the abbreviation
“Pin name[y:x]” is used. For example, QSA_[7:0] means pins QSA_7 to QSA_0.
In the "Vega 10" pin assignment:
NC or NC_*: Pins marked as NC are free pins that have no electrical
connection on the GPU package.
RSVD: These pins should float (i.e., no electrical connection) on the PCB.
To go to a topic of interest, use the following list of linked cross-references:
Pin Assignments (p. 20)
PCI Express® Bus Interface (p. 21)
Memory Interface (HBM) (p. 22)
Display Configuration Overview (p. 23)
Integrated HDMI™/TMDS Interface (p. 23)
DisplayPort (p. 24)
Hardware I2 C Interface (p. 26)
Serial Flash Interface (p. 26)
General Purpose I/O Interface (p. 27)
AMD SVI2 Master Interface (p. 29)
Panel Control Interface (p. 29)
Global Swap Lock on Multiple GPUs (p. 30)
Display Identification Interface (p. 31)
Test/JTAG Interface (p. 32)
Debug Port (p. 33)
Thermal Information and Management Interface (p. 33)
© 
2017 Advanced Micro Devices, Inc.
AMD Confidential - Do not duplicate.
"Vega 10" Databook
56006_1.00

Table of Contents

Related product manuals