AMD Vega 10 User Manual

c. The SMBus master issues a write bit to the slave.
d. The SMBus slave acknowledges the master.
e. The SMBus master issues an 8-bit CMD_RD_DATA command to the slave.
f. The SMBus slave acknowledges the master.
g. The SMBus master terminates the transaction with a STOP.
3. Issuing an SMBus read to the slave:
a. The SMBus master issues a START bit to the slave.
b. The SMBus master issues an 7-bit slave address to the slave.
c. The SMBus master issues a read bit to the slave.
d. The SMBus slave acknowledges the master.
e. The SMBus slave sends a byte count (always 4).
f. The SMBus master acknowledges the slave.
g. The SMBus slave sends SMB_RD_DATA[31:24] to the master.
h. The SMBus master acknowledges the slave.
i. The SMBus slave sends SMB_RD_DATA[23:16] to the master.
j. The SMBus master acknowledges the slave.
k. The SMBus slave sends SMB_RD_DATA[15:8] to the master.
l. The SMBus master acknowledges the slave.
m. The SMBus slave sends SMB_RD_DATA[7:0] to the master.
n. The SMBus master acknowledges the slave.
o. The SMBus master terminates the transaction with a STOP.
4.1.3 SMBus Read Thermal Sensor
Programming sequence is shown below:
1. SMB Issue a Load Address Command (cmd1) to the
CG_MULT_THERMAL_STATUS address. (Tell SMBus slave which register to
read.)
82 01 04 0f 01 66 5A
2. SMB Issue a Read Data Command (cmd3) (Tell SMBus slave to read out thermal
value.)
82 03 83 <value read back>
3. Repeat step 2.
46 Timing Specifications
"Vega 10" Databook
56006_1.00
© 2017 Advanced Micro Devices, Inc.
AMD Confidential - Do not duplicate.

AMD Vega 10 Specifications

General

Process Size	14 nm
Transistor Count	12.5 billion
Memory Type	HBM2
GPU	Vega 10
Stream Processors	4096
Texture Units	256
ROPs	64
Memory Size	8 GB
Die Size	486 mm²
Memory Bandwidth	483.8 GB/s
Compute Units	64
FP32 (float) Performance	12.66 TFLOPS
Memory Bus	2048-bit