Caen V2718 - Scaler 1 Register; Display Address Low Register; Display Address High Register; Display Data Low Register

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
32
2.13.22. Scaler 1 register
(Base Address + 0x1D, D16, read only)
This register allows to monitor the hits accumulated by the Scaler.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
HITS COUNT
Fig. 25: Scaler 1 register
2.13.23. Display Address Low register
(Base Address + 0x20, D16, read only)
This register allows to monitor the LED Display Address bits[15..0].
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DISP_AD[15:0]
Fig. 26: Display Address Low register
2.13.24. Display Address High register
(Base Address + 0x21, D16, read only)
This register allows to monitor the LED Display Address bits[31..16].
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DISP_AD[31:16]
Fig. 27: Display Address High register
2.13.25. Display Data Low register
(Base Address + 0x22, D16, read only)
This register allows to monitor the LED Display Data bits[15..0].
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DISP_DATA[15:0]
Fig. 28: Display Address Low register