Emerson Powerdrive F300 - Page 131

Safety
information
Product
information
Mechanical
installation
Electrical
installation
Getting
started
Basic
parameters
Running
the motor
Optimization
NV Media Card
Operation
Onboard
PLC
Advanced
parameters
Technical
data
Diagnostics
UL listing
information
Powerdrive F300 User Guide 131
Issue Number: 2
PID 1 is enabled when Pr 14.008 = 1 and both the parameter sources
defined by Pr 14.009 and Pr 14.027 have a value of one. (The source
value for Pr 14.009 or Pr 14.027 appears as one if the parameter is set
to 0.0.) By default, Pr 14.009 is set to 10.001 (drive OK) so that the PID
controller is disabled if the drive is tripped. When the PID controller is
disabled the output is zero and all the internal state variables (i.e.
integrator accumulator etc.) are held at zero.
If Pr 14.018 is zero, the upper limit (Pr 14.013) defines the maximum
positive output for the PID controller and the lower limit defines the
minimum positive or maximum negative output. If symmetrical limits are
selected, i.e. Pr 14.018 =c1, then the upper limit defines the maximum
positive or negative magnitude for the PID output. When any of the limits
is active then the integrator accumulator is held.
When this parameter is set to OFF (0) the integrator operates normally.
Setting this parameter to On (1) will cause the integrator value to be
held. Setting this parameter does not prevent the integrator from being
reset to zero if the PID controller is disabled.
14.008 PID 1 enable
RW Bit US
Ú
OFF (0) or On (1)
Ö
OFF (0)
14.009 PID 1 optional enable source parameter 1
RW Uni PT US
Ú
Pr 0.000 to Pr 50.099
Ö
Pr 0.000
14.010 PID 1 proportional gain
14.040 PID 2 proportional gain
RW Uni US
Ú
0.000 to 4.000
Ö
1.000
14.011 PID 1 integral gain
14.041 PID 2 integral gain
RW Uni US
Ú
0.000 to 4.000
Ö
1.000
14.012 PID 1 differential gain
14.042 PID 2 differential gain
RW Uni US
Ú
0.000 to 4.000
Ö
1.000
14.013 PID 1 output upper limit
14.043 PID 2 output upper limit
RW Uni US
Ú
0.00 to 100.00 %
Ö
100.00
14.014 PID 1 output lower limit
14.044 PID 2 output lower limit
RW Uni US
Ú
±100.00 %
Ö
-100.00
14.015 PID 1 output scaling
14.045 PID 2 output scaling
RW Uni US
Ú
0.000 to 4.000
Ö
1.000
14.016 PID 1 output destination parameter
14.046 PID 2 output destination parameter
RW Uni DE PT US
Ú
Pr 0.000 to Pr 50.099
Ö
Pr 0.000
14.017 PID 1 integrator hold
14.047 PID 2 integrator hold
RW Bit NC US
Ú
OFF (0) or On (1)
Ö
OFF (0)
14.018 PID 1 symmetrical limit enable
14.048 PID 2 symmetrical limit enable
RW Bit US
Ú
OFF (0) or On (1)
Ö
OFF (0)
14.019 PID 1 feed-forward reference
14.049 PID 2 feed-forward reference
RO Bi NC PT US
Ú
±100.00 %
Ö
14.020 PID 1 reference
14.050 PID 2 reference
RO Bi NC PT US
Ú
±100.00 %
Ö
14.021 PID 1 feedback
14.051 PID 2 feedback
RO Bi NC PT US
Ú
±100.00 %
Ö
14.022 PID 1 error
14.052 PID 2 error
RO Bi NC PT US
Ú
±100.00 %
Ö
14.023 PID 1 reference scaling
14.053 PID 2 reference scaling
RW Uni US
Ú
0.000 to 4.000
Ö
1.000
14.024 PID 1 feedback scaling
14.054 PID 2 feedback scaling
RW Uni US
Ú
0.000 to 4.000
Ö
1.000