STMicroelectronics STM32F429 Reference Manual

Revision history RM0090
1716/1731 DocID018909 Rev 11
03-Feb-2014
6
(continued)
TIM9 to 14:
Updated note related to IC1F in Section 19.5.5: TIM10/11/13/14
capture/compare mode register 1 (TIMx_CCMR1).
RTC:
Updated Section 26.3.11: RTC smooth digital calibration.
Changed ALRBIE to ALRBE (bit 9) in Section 26.6.3: RTC control
register (RTC_CR).
I2C:
Introduced Sm (standard mode) and Fm (fast mode) acronyms.
FSMC:
Updated BUSTURN definition in Table 240: FSMC_BTRx bit fields.
FMC:
Added Mobile LPSDR SDRAM.
Updated Section : SDRAM initialization and Section : SDRAM
controller read cycle and Figure 474: NAND Flash/PC Card
controller waveforms for common memory access.
Updated Section : SRAM/NOR-Flash chip-select control registers
1..4 (FMC_BCR1..4), Section : SRAM/NOR-Flash chip-select timing
registers 1..4 (FMC_BTR1..4), Section : SRAM/NOR-Flash write
timing registers 1..4 (FMC_BWTR1..4), Section : SDRAM Timing
registers 1,2 (FMC_SDTR1,2) and Section : SDRAM Refresh Timer
register (FMC_SDRTR).
Removed mention “default valeur after reset” in Section : Common
memory space timing register 2..4 (FMC_PMEM2..4), Section :
Attribute memory space timing registers 2..4 (FMC_PATT2..4), and
Section : I/O space timing register 4 (FMC_PIO4).
Updated BUSTURN definition in Table 283: FMC_BTRx bit fields.
Updated REV_ID bits in Section 38.6.1: MCU device ID code..
Table 310. Document revision history (continued)
Date Version Changes

STMicroelectronics STM32F429 Specifications

General

Brand	STMicroelectronics
Model	STM32F429
Category	Controller
Language	English