www.ti.com
Registers
Table 25-23. XREG Register Overview (continued)
Address (Hex) + 0x0000 + 0x001 + 0x002 + 0x003
0x61E0
BSP_P0 BSP_P1 BSP_P2 BSP_P3
0x61E4
BSP_D0 BSP_D1 BSP_D2 BSP_D3
0x61E8
BSP_W BSP_MODE BSP_DATA
0x61F8
SW4 SW5 SW6 SW7
0x61FC
DC_I_L DC_I_H DC_Q_L DC_Q_H
25.12.2 Register Settings Update
This section contains a summary of the register settings that should be updated from their default value to
have optimal performance. For some of the registers, the setting depends on the required gain in the
receiver chain for bit rates of 1 Mbps and lower. For 2 Mbps, other values are needed, and different
values should be used for Rx and Tx tasks. Note that registers that are listed in only one of the following
two tables should have their reset value in the other case.
Table 25-24. Registers That Should Be Updated From Their Default Value,
Bit Rates 1 Mbps and Lower
Standard Gain: High Gain:
Register Name Address (Hex) Description
New Value (Hex)
(1)
New Value (Hex)
Amplitude weight in frequency offset
6180 43 43 compensation (assuming sync word
FRMCTRL0
included in CRC and MSB first)
Sync word correlation threshold (32-bit
6191 48 48
MDMCTRL1
sync word)
Use inverse of preamble for frequency
6192 C0 C0
MDMCTRL2
offset estimation (assuming MSB first)
Set RSSI mode to peak detect after
6193 63 63
MDMCTRL3
sync
619A 33 3F Receiver currents
RXCTRL
619B 55 5A Prescaler and mixer currents
FSCTRL
61A0 3A 7F LNA gain
LNAGAIN
Sets Tx anti-aliasing filter to appropriate
61BC 03 03
TXFILTCFG
bandwidth
6186 E1 E1 Tx power (0 dBm)
TXPOWER
6187 19 19 DAC current
TXCTRL
6265 1B 1B PA, mixer, and DAC bias
IVCTRL
(1)
Not all modulation types are characterized for the standard gain setting; see the CC2541 2.4-GHz Bluetooth low energy and
Proprietary System-on-Chip data sheet (SWRS110).
Table 25-25. Registers That Should Be Updated From Their Default Value, Bit Rate 2 Mbps
Register Name Address (Hex) Rx Tasks Tx Tasks Description
Amplitude weight in frequency offset
6180 43 43 compensation (assuming sync word is
FRMCTRL0
included in CRC and MSB first)
Sync word correlation threshold (32-bit sync
6191 48 48
MDMCTRL1
word)
Use inverse of preamble for frequency offset
6192 CC CC estimation (assuming MSB first); set extra
MDMCTRL2
preamble bytes
6193 63 63 Set RSSI mode to peak detect after sync
MDMCTRL3
619A 29 29 Receiver currents
RXCTRL
333
SWRU191C–April 2009–Revised January 2012 CC2541 Proprietary Mode Radio
Submit Documentation Feedback
Copyright © 2009–2012, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
