Texas Instruments TMS320C2810 User Manual

TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
www.ti.com SPRS174T –APRIL 2001–REVISED MAY 2012
● If the XREADY signal is sampled in the synchronous mode (USEREADY = 1, READYMODE = 0),
then:
1. Lead: LR ≥ t
c(XTIM)
LW ≥ t
c(XTIM)
2. Active: AR ≥ 2 × t
c(XTIM)
AW ≥ 2 × t
c(XTIM)
NOTE: Restriction does not include external hardware wait states.
These requirements result in the following XTIMING register configuration restrictions (no hardware to
detect illegal XTIMING configurations):
XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING
≥ 1 ≥ 1 ≥ 0 ≥ 1 ≥ 1 ≥ 0 0, 1
Examples of valid and invalid timing when using synchronous XREADY (no hardware to detect illegal
XTIMING configurations):
XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING
Invalid 0 0 0 0 0 0 0, 1
Invalid 1 0 0 1 0 0 0, 1
Valid 1 1 0 1 1 0 0, 1
Copyright © 2001–2012, Texas Instruments Incorporated Electrical Specifications 127
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812

Texas Instruments TMS320C2810 Specifications

General

Brand	Texas Instruments
Model	TMS320C2810
Category	Signal Processors
Language	English