189
5-7-3. HSC reset [RST]
The reset mode of high-speed counter is software reset mode.
CNT HSC0 K12000
M0
M1
RST HSC0
As shown above, when M0 is ON, HSC0 begins to count the pulse input of X0 port; when M1
changes from OFF to ON, HSC0 is reset, and the count value in HSCD0 (double words) is
cleared.
5-7-4.Read HSC value [DMOV]
Instruction Summary
Read HSC value to the specified register;
Normally ON/OFF,
rising/falling edge
XD, XL (exclude
XD1, XL1)
Specify the read/written register
Suitable Soft Components
*Notes: D includes D, HD; TD includes TD, HTD; CD includes CD, HCD, HSCD, HSD;
DM includes DM, DHM; DS includes DS, DHS.
When the trigger condition is established, the high-speed count value in the accumulative
register HSCD0 (double words) corresponding to HSC0 of the high-speed counter is read into
the data register D10 (double words).