EasyManua.ls Logo

ARM Cortex-R4 - Page 82

Default Icon
436 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Control
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. 4-12
ID073015 Non-Confidential
c7 0 c11 1 Clean data cache line by
physical address to
Point-of-Unification
Write-only - page 4-59
2-7 Undefined - - -
c12-c13 0-7
c14 0
1 Clean and invalidate data
cache line by physical
address to
Point-of-Unification
Write-only - page 4-59
c14 2 Clean and invalidate data
cache line by Set/Way
Write-only - page 4-59
3-7 Undefined - - -
c15 0-7
c8 0 c0-c15 0-7 Undefined - - -
c9 0 c0 0-7 Undefined - - -
c1 0 BTCM Region Read/write
-
d
page 4-61
1 ATCM Region Read/write
-
d
page 4-61
2-7 Undefined - - -
c2 0 TCM selection Read/write
0x00000000
page 4-63
1-7 Undefined - - -
c3-c11 0-7
c12 0 Performance Monitor
Control
Read/write
0x41141800
page 6-7
1 Count Enable Set Read/write Unpredictable page 6-8
2 Count Enable Clear Read/write Unpredictable page 6-9
3 Overflow Flag Status Read/write Unpredictable page 6-11
4 Software Increment Write-only - page 6-12
c9 0 c12 5 Performance Counter
Selection
Read/write Unpredictable page 6-13
6-7 Undefined - - -
c13 0 Cycle Count Read/write
0x00000000
page 6-13
1 Event Select Read/write Unpredictable page 6-14
2 Performance Monitor
Count
Read/write
0x00000000
page 6-15
3-7 Undefined - - -
Table 4-2 Summary of CP15 registers and operations (continued)
CRn Op1 CRm Op2 Register or operation Type Reset value Page

Table of Contents

Related product manuals