Intel Agilex Series

The remaining clocks specified in the FPGA Configuration on page 27 must be fully operational prior the FPGA core logic
configuration, also called phase 2 configuration.
2.5. Intel Agilex Configuration Pins
The Intel Agilex device uses SDM_IO pins for device configuration. Control of SDM I/O pins passes from internal FPGA
circuitry, to the Boot ROM, and finally to the value your application logic specifies.
1. After power-on, SDM I/O pins 0, 8, and 16 have weak pull-downs. All other SDM I/O pins have weak pull-ups. (These
initial voltage levels ensure correct operation during initialization. For example, for Avalon-ST configuration SDM_IO8 is
the Avalon-ST ready signal which should not be asserted until the device reaches the FPGA Configuration state.)
2.
The Boot ROM samples MSEL to determine the configuration scheme you specified and drives pins required for that
configuration scheme. SDM I/O pins not required for your configuration scheme remain weakly pulled up.
3. In approximately 10 ms the SDM I/O pins take on the state that your design specifies.
4. After device cleaning, the SDM reads pin information from firmware and restores the pin states that your design specifies.
If you reconfigure the device, the SDM uses the updated pin information when initializing the device.
2.5.1. SDM Pin Mapping
You can use SDM I/O pins for configuration and other functions such as power management and SEU detection. You specify
SDM I/O pin functions using the Assignments ➤ Device ➤ Device and Pin Options dialog box in the Intel Quartus Prime
software.
Fixed SDM I/O Pin Assignments for Avalon-ST x8 and AS x4
The Avalon-ST x8 and AS x4 configuration schemes use the dedicated SDM I/O pin assignments listed in in the table below.
Use the assignments in this table for MSEL and AVSTx8_DATA0 to AVSTx8_DATA8 and AS x4.
Table 4. SDM Pin Mapping for Avalon-ST x8 and AS x4
SDM Pins MSEL Function Configuration Source Function
Avalon-ST x8 AS x4
SDM_IO0
— — —
SDM_IO1
—
AVSTx8_DATA2 AS_DATA1
continued...
2. Intel Agilex Configuration Details
683673 | 2021.10.29
Intel
®
Agilex
™
Configuration User Guide
Send Feedback
28