EasyManuals Logo

Intel P4304XXMUXX User Manual

Intel P4304XXMUXX
194 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #175 background imageLoading...
Page #175 background image
Intel
®
Server Chassis P4304XXMFEN2/P4304XXMUXX Product Family System Integration and Service Guide
157
Diagnostic LED Decoder
LED
#
LED 3 LED 2 LED 1 LED 0
Description
Checkpoint
Upper
Nibble
8h
(MSB)
4h 2h
1h
(LSB)
Lower
Nibble
8h
(MSB)
4h 2h
1h
(LSB)
Lower
Nibble
ON off ON ON
03h = Hardware Mem-test failure in Lockstep Channel
mode, requiring a channel to be disabled.
This is a fatal error which requires a reset and calling MRC
with a different RAS mode to retry.
EDh
Upper
Nibble
ON ON ON off
DIMM configuration population error
01h = Different DIMM types (UDIMM, RDIMM, LRDIMM) are
detected installed in the system.
02h = Violation of DIMM population rules.
Lower
Nibble
ON ON off ON
03h = The 3rd DIMM slot cannot be populated when QR
DIMMs are installed.
04h = UDIMMs are not supported in the 3rd DIMM slot.
05h = Unsupported DIMM Voltage.
EFh
Upper
Nibble
ON ON ON off
Indicates a CLTT table structure error
Lower
Nibble
ON ON ON ON
BIOS POST Progress Codes
The following table provides a list of all POST progress codes.
Table 12. POST Progress Codes
Diagnostic LED Decoder
LED #
LED 3 LED 2 LED 1 LED 0
Description
Checkpoint
Upper Nibble
8h
(MSB)
4h 2h
1h
(LSB)
Lower Nibble
8h
(MSB)
4h 2h
1h
(LSB)
SEC Phase

Table of Contents

Other manuals for Intel P4304XXMUXX

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel P4304XXMUXX and is the answer not in the manual?

Intel P4304XXMUXX Specifications

General IconGeneral
BrandIntel
ModelP4304XXMUXX
CategoryChassis
LanguageEnglish

Related product manuals