EasyManua.ls Logo

Abov MC96F6432S Series - Usin I2 C Mode; Usin I2 C Bit Transfer

Abov MC96F6432S Series
283 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
197
MC96F6432S
ABOV Semiconductor Co., Ltd.
11.12.14 USIn I2C Mode
The USIn can be set to operate in industrial standard serial communication protocols mode. The I2C mode uses 2 bus
lines serial data line (SDAn) and serial clock line (SCLn) to exchange data. Because both SDAn and SCLn lines are
open-drain output, each line needs pull-up resistor. The features are as shown below.
Compatible with I2C bus standard
Multi-master operation
Up to 400kHz data transfer read speed
7 bit address
Both master and slave operation
Bus busy detection
11.12.15 USIn I2C Bit Transfer
The data on the SDAn line must be stable during HIGH period of the clock, SCLn. The HIGH or LOW state of the data
line can only change when the clock signal on the SCLn line is LOW. The exceptions are START(S), repeated
START(Sr) and STOP(P) condition where data line changes when clock line is high.
Figure 11.67 Bit Transfer on the I2C-Bus (USIn)
SCLn
SDAn
Data line Stable:
Data valid
except S, Sr, P
Change of Data
allowed

Table of Contents

Related product manuals