EasyManua.ls Logo

JRC JSS-296 - NCT-196 N DSC;NBDP Modem block diagram

JRC JSS-296
220 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
6.3 NCT-196N DSC/NBDP Modem block diagram
BK
RELAY
ARRE-
STER
2.1875
4.2075
6.312
8.4145
12.577
16.8045
1.6 HPF
DIODE SWITCH
DIODE SWITCH
DECODER
AGC
AMP
AGC
DET
BK
CONT
RF AMP
40.455M
RF AGC
IF AMP
455k IF AMP
IF AMP
IF AMP IF AMP
25M
LOCAL
AMP
LOCAL
AMP
RF AGC S-AD
MUTE
×2
ALC
DET
DDS2DDS1
PFD
1/P
1/2
×4
×5
FSTS
FSTEST
LINE
LINE AMP
LN CONT
CPU
BLD
LLD
CLK2
DATA2
RFBAND
LNCONT
FSTEST
AGC OFF
MUTE
LE
LLD
SLD
DATA1
DATA2
CLK1
CLK2
FSTS
SCCLK
VCO1
QCK
S_AD
5V_CHK
LK
fDDS
VCO3
VCO2
LK
UNLOCK
QCK
VCO3
VCO2
VCO1
LPFVCO
LE
DATA1
CLK1
RFTEST RFTS(10kHz)
BFOCONT
RF BAND
1st LOCAL
42.6425~
57.2595MHz
20MHz
40/50MHz
20MHz
-BKBKDRIVE
RF TEST
RFTS
790±85Hz
BFO
455.79kHz
(456.7kHz)
SCCLK
EEPROM
ANT
E
MARK
SPACE
LCD UNIT
PANEL BOARD
CDT-1962
MOTHER BOARD
CQC-1962
W/K RF AMP
CAF-450
W/K CONTROL
CDJ-1701
PIO
J202J203
8255
J203
J201
LCD
PRINTER
PANEL
SUB
CPU
RAM
EPROM
DTCXO
20MHz
AF MONI
J2
-BK
LINE OUT
EXT LINE IN
DC OUT
DOT DET
DOT RESET
SERIAL
REG
+5V +12V
DET
SCCLK
MARK
SPACE
OUT LVL
LINE AMP
ATT
AGC
TB2
RS422NMEA
TRX/NMEA
MAIN
CPU
NMEA
TIMER
FS_DC
BIT
SYNC
I/O
J3
-BK
RS232C
BIT
SYNC
WR_SERIAL
TRX_SERIAL
TRANSCEIVER
WR_SERIAL-BK
REG
DC/DC
CONV.
+12V
+12V
+5V
+5V
+9V
-5V
-9V
J1TB1
PRN
PWR
POWER
SUPPLY
RAM1
EPROM1
RAM2
EEPROM
EPROM2
LINE OUT
LINE IN
40MHz CONT
CONTROL BOARD
CDJ-1999N
88

Table of Contents

Other manuals for JRC JSS-296

Related product manuals