EasyManua.ls Logo

Kaypro 2 - 06-03.TIFF

Default Icon
157 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Ie
LIsr,
I<AYPRO
2
(81-1l.0-n)
Reference
Designation
Description
----------------------~--~~---------~------------------------------
------
Ul
U2,U67*
U3
U4
U6,
Ull
U9,
U80
U10,
U61
U12, U14,
U32
UlS,
U39
U16
through
U19
U20
through
U27
U28
through
U3l
U33,
U34
U3S,
U38
U36
U37, U56,
U8S
U4l
U42
U43
U44, U45, U64,
U65
U47
U48,
U73
U49,
US2,
U62
US4,
U72
US7,
US8,
U60
US9
U63
U66
U68
U69
U70
U7l
U78
U8l
U82
U84
U86
U87
U88
74Ls161
74HCU04
74IS290
74lSl0
74lS393
74lS08
73IS32
74lS74
74lS00
74lS157
r-D16665
2114
74157
8216
74IS20
74lS02
748151
74IS174
81-146
74IS243
81-149
74lS04
74IS241
Z80
PIO
74IS138
74IS373
Z80
CPU
74164
1488
1489
Z80
SIO
74804
8116
7406
FD1793
74lSl95
74IS293
74lS390
FDC9216
4-bi
t
counter
Hex
inverter,
CMCS
decade
counter
Tri
NAND
gates
Dual
binary
counter
Quad
AND
gates
Quad
CR
Gates
Dual
"D"
flip-flop
Quad
NAND
Gates
Quad
2/1
MUX
(or
equivalent)
64K x 1
RAM
lKx4RAM
Quad
2/1
MUX
Quad
Bi~irectional
MUX
Dual
NAND
gates
Quad
NCR
gates
8/1
MUX
Hex "D"
flip-flop
Character
generator
EPRCM
Quad
bus
trans
Bcx.>t
EPRCM
Hex
inverter
O:::tal
bu
ffer
3/8
MUX
O:::tal
"D"
latch
8-bi
t
shi
ft.
register
Quad
line
driver
(cur)
Quad SCHMIT!'
line
receiver
(IN)
Hex
inverter
Dual
programnable
baud
rate
generator
Hex
inverter,
OPen
collector
Flowy
disk
controller
4-bit
shift.
register
4-bi
t
binary
counter
Dual
decade
counter
I::ata
seParator
*NOI'E:
THERE
ARE
SCME
VERSICNS
CF
THE
81-1l0
B<J.\RD
CN
WHICH
U2
AND
U67
ARE
Nor
CMCS
IC.S
BUI'
ARE
NffiMAL TI'L ICS.
READ
THE
Nt.Jrv4.BER
CN
THE
IC
TO
BE
SURE.
6--3

Table of Contents

Related product manuals