Marvell Integrated Controller 88F6281 - Figure 5: SDRAM DDR2 Interface Test Circuit; Figure 6: SDRAM DDR2 Interface Write AC Timing Diagram

Electrical Specifications
AC Electrical Specifications
Copyright © 2008 Marvell Doc. No. MV-S104859-U0 Rev. E
December 2, 2008, Preliminary Document Classification: Proprietary Information Page 91
8.6.2.3 SDRAM DDR2 Interface Test Circuit
Figure 5: SDRAM DDR2 Interface Test Circuit
8.6.2.4 SDRAM DDR2 Interface AC Timing Diagrams
Figure 6: SDRAM DDR2 Interface Write AC Timing Diagram
CL
50 ohm
VTT
Test Point
tDSStDSH
DQS
tWPRE
tDQSH tDQSL tWPST
DQ
tDIPW
tDOVB tDOVA
CLKn
CLK
tCLtCH
DQSn