ST STM32F103 series Reference Manual

DocID13902 Rev 15 290/1128
RM0008 Direct memory access controller (DMA)
291
0x03C
DMA_CMAR3 MA[31:0]
Reset value 00000000000000000000000000000000
0x040
Reserved
0x044
DMA_CCR4
Reserved
MEM2MEM
PL
[1:0]
M SIZE [1:0]
PSIZE [1:0]
MINC
PINC
CIRC
DIR
TEIE
HTIE TCIE
EN
Reset value 000000000000000
0x048
DMA_CNDTR4
Reserved
NDT[15:0]
Reset value 0000000000000000
0x04C
DMA_CPAR4 PA[31:0]
Reset value 00000000000000000000000000000000
0x050
DMA_CMAR4 MA[31:0]
Reset value 00000000000000000000000000000000
0x054
Reserved
0x058
DMA_CCR5
Reserved
MEM2MEM
PL
[1:0]
M SIZE [1:0]
PSIZE [1:0]
MINC
PINC
CIRC
DIR
TEIE
HTIE TCIE
EN
Reset value 000000000000000
0x05C
DMA_CNDTR5
Reserved
NDT[15:0]
Reset value 0000000000000000
0x060
DMA_CPAR5 PA[31:0]
Reset value 00000000000000000000000000000000
0x064
DMA_CMAR5 MA[31:0]
Reset value 00000000000000000000000000000000
0x068
Reserved
0x06C
DMA_CCR6
Reserved
MEM2MEM
PL
[1:0]
M SIZE [1:0]
PSIZE [1:0]
MINC
PINC
CIRC
DIR
TEIE
HTIE TCIE
EN
Reset value 000000000000000
0x070
DMA_CNDTR6
Reserved
NDT[15:0]
Reset value 0000000000000000
0x074
DMA_CPAR6 PA[31:0]
Reset value 00000000000000000000000000000000
0x078
DMA_CMAR6 MA[31:0]
Reset value 00000000000000000000000000000000
0x07C
Reserved
0x080
DMA_CCR7
Reserved
MEM2MEM
PL
[1:0]
M SIZE [1:0]
PSIZE [1:0]
MINC
PINC
CIRC
DIR
TEIE
HTIE TCIE
EN
Reset value 000000000000000
Table 80. DMA register map and reset values (continued)
Offset Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12
11
10
9 8 7 6 5 4 3 2 1 0

ST STM32F103 series Specifications

General

Brand	ST
Model	STM32F103 series
Category	Microcontrollers
Language	English