EasyManua.ls Logo

Sun Microsystems Sun Fire X4100 - B.4 POST Codes

Sun Microsystems Sun Fire X4100
278 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
B-4 Sun Fire X4100/X4100 M2 and X4200/X4200 M2 Servers Service Manual August 2009
Interrupt 19 Capture: This option is reserved for future use. Do not change.
Default Boot Order: The letters in the brackets represent the boot devices. To see
the letters defined, position your cursor over the field and read the definition in
the right side of the screen.
B.4 POST Codes
TABLE B-1 describes each of the POST codes, listed in the same order in which they are
generated. These POST codes appear as a four-digit string that is a combination of
two-digit output from primary I/O port 80 and two-digit output from secondary I/O
port 81. In the POST codes listed in
TABLE B-1, the first two digits are from port 81 and
the last two digits are from port 80.
TABLE B-1 POST Codes
Post Code Description
00d0 Comes out of POR, initializes PCI configuration space, enables 8111’s SMBus.
00d1 Keyboard controller BAT, wakes up from PM, saves power-on CPUID in scratch CMOS.
00d2 Disables cache, full memory sizing, verifies that flat mode is enabled.
00d3 Detects memory and sizing in boot block, disables cache, enables IO APIC.
01d4 Tests base 512KB memory. Adjusts policies and caches first 8MB.
01d5 Copies boot block code from ROM to lower RAM. BIOS now executes out of RAM.
01d6 Determines via key sequence and OEM-specific method if BIOS recovery is forced. If next
code is E0, BIOS recovery executes. Tests main BIOS checksum.
01d7 Restores CPUID, moves boot block runtime interface module to RAM, determines whether
to execute serial flash.
01d8 Decompresses runtime module into RAM. Stores CPUID information in memory.
01d9 Copies main BIOS into memory.
01da Gives control to BIOS POST.
0004 Check the CMOS diagnostic byte to determine if battery power is OK and the CMOS
checksum is OK. If the CMOS checksum is bad, updates the CMOS with power-on default
values.
00c2 Sets up the boot strap processor for POST. This includes frequency calculation, loading
BSP microcode, and applying user requested value for the GART Error Reporting setup
question.
00c3 Applies errata workarounds to the BSP (#78 & #110).

Table of Contents

Related product manuals