Handheld Tester Emulator Test Suite
2
PAGE 77
Figure 68 - Test D Second Run
Active Mode Functionality Test D - 2
nd
Run
Verify Single Handoff Unload Sequence - 2
Verify single handoff sequence for Unloading (signal order independency verification). See
Figure 3 for example signal timing diagram.
The E84 Emulator’s Unload Sequence 2 test runs a standard
Unload Cycle, but re-arranges the sequence of signal state
changes (see the E84 Emulator Users Guide for details).
The HHT displays the same title string (Emulator Test D) at the
top of the setup screen. The test setup instructions shows that
this is the second run for Test D, using Signal Order 2.
The test executes identically to the first run of Test D, using the
same screens described above. Signal state change order is
modified as described in the E84 Emulator Users Guide.
To return to the previous test, press the ‘Left’ arrow button. To
skip the current test, and advance to the next test in the Test
Suite, press the ‘Right’ arrow button.
Handheld Tester Emulator Test Suite
2
PAGE 78
Figure 69 - Test E Setup
Figure 70 - Test E In Progress
Active Mode Functionality Test E
Verify Handoff Available Signal test for Load
Handoff available signal test for load:
Test E verifies that the UUT does not request a FOUP delivery
when the presence sensors are blocked.
When the Start button is selected, the standard Load Cycle test
screen is displayed, and the CS_0 signal is set.
To return to the previous test, press the ‘Left’ arrow button. To
skip the current test, and advance to the next test in the Test
Suite, press the ‘Right’ arrow button.
The operator is prompted to activate the presence sensors only
A Continue option button will be displayed. The operator
presses the Continue button after activating the presence
sensor. This instructs the HHT to continue with the Load Cycle
handoff.
The test completes when the UUT drops HO_AVBL (indicating a
load conflict), or a TA1 or TA2 timeout occurs. All three cases
are Pass conditions. If the UUT advances the E84 handoff by
setting the L_REQ and READY signals, the test is halted with a
failure.
To Next Page
Loading...