Hioki 3158 - Page 94

82
────────────────────────────────────────────────────
6.1 External I/O Terminal
────────────────────────────────────────────────────
4
0 ms min.
80 ms min.
80 ms min.
START
_______
Voltage Output
READY
_______
TEST
_____
H.V.ON
_______
PASS
______
U-FAIL
_______
L-FAIL
______
(3) Timing chart at forced termination
When the
STOP
key is pressed to forcibly terminate testing, the unit does not
change to either PASS or FAIL status, as test screening is not performed. In this
case, the signal becomes HI. In the absence of status indicators
(READY/TEST/FAIL/PASS) -- in the SETTING state, when set values are being
saved or loaded, or when settings are being made for the optional functions -- all
signals become HI.