EasyManuals Logo

Intel Agilex Series User Manual

Intel Agilex Series
230 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #204 background imageLoading...
Page #204 background image
Figure 84. Verifying that the New Image Pointer entry Value is 0xFFFFFFFF
$ qspi_read 0x004a0020 1
0x004b0000
$ qspi_read 0x004a0028 1
0xffffffff
% qspi_read 0x004a8020 1
0x004b0000
% qspi_read 0x004a8028 1
0xffffffff
You can now proceed to write the new application image address to next image entry by using the QSPI_write_one_word
function. The QSPI_write_one_word function takes in two arguments:
1. Address
2. The value of the word
Figure 85. Writing an Address Pointer to the New Image Pointer Entry
% qspi_write_one_word 0x004a0028 0x02000000
% qspi_write_one_word 0x004a8028 0x02000000
You can now do a QSPI_read function to the next image pointer entry to ensure that it is written with the start address of
the desired new application image.
Verifying the Update to the New Image Pointer
% qspi_read 0x004a0028 1
0x02000000
% qspi_read 0x004a8028 1
0x02000000
Host software can now reconfigure the Intel Agilex FPGA with the new application image by asserting the nCONFIG pin.
Alternatively, you can power cycle the PCB. After reconfiguration, check the current image address. The expected address is
0x03ff0000. After adding a new image, your application image list includes the newly added application image and the old
application image, which is now a secondary image. The newly added application image has the highest priority.
Note: When the remote system update host loads an application image, the decision firmware traverses the image pointer entries in
reverse order. The new image has the highest priority when you restart the device.
5. Remote System Update (RSU)
683673 | 2021.10.29
Intel
®
Agilex
Configuration User Guide
Send Feedback
204

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex Series and is the answer not in the manual?

Intel Agilex Series Specifications

General IconGeneral
ArchitectureFPGA
AI Tensor BlocksYes
CategoryFPGA
FamilyAgilex
Transceiver SpeedUp to 112 Gbps
ManufacturerIntel
SeriesAgilex
Transceiver Data RateUp to 112 Gbps
Memory SupportHBM2E
PCIe SupportPCIe 5.0
MemoryHBM2e
Power EfficiencyImproved over previous generations
Operating TemperatureCommercial, Industrial
Process Technology10nm

Related product manuals