EasyManua.ls Logo

Intel Agilex Series

Intel Agilex Series
230 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Document Version Intel Quartus
Prime Version
Changes
Corrected T
ext_delay
maximum value for OSC_CLK_1 configuration clock source at 166 MHz from 15 ns to 13.5 ns in the
t
ext_delay
as a Function of AS_CLK Frequency table.
Revised AS_CLK topic:
Updated OS_CLK_1 description in the Supported Configuration Clock Source and AS_CLK Frequencies in Intel Agilex
Devices table. Added table's description.
Added note to clarify configuration behavior for invalid AS_CLK setting.
Corrected address in the Debugging Guidelines for the AS Configuration Scheme. The firmware load should start from
addresses 0, 512k, 1024k, and 1536k.
Revised the steps for image update in the Updates with the Factory Update Image section.
Revised Command List and Description table. Updated description for:
RSU_STATUS
QSPI_OPEN
QSPI_SET_CS
QSPI_ERASE
Revised RSU Image Layout in Flash - SDM Perspective. Updated max_retry parameter value description.
Revised step 2 in the Command Sequence To Perform Quad SPI Operations. The QSPI_SET_CS* command is optional for
the AS x4 configuration and mandatory for the JTAG configuration scheme.
Added new topic: Firmware Version Information
Clarified usage of Use relative address option in the Application Image Layout and Generating an Application Image
sections.
Added new video guide about debugging SDM-related configuration issues in Intel Agilex Debugging Guide.
Updated the following figures and diagrams:
Intel Agilex Configuration Interfaces
Power-On, Configuration, and Reconfiguration Timing Diagram
Recoverable Error during Reconfiguration Timing Diagram
Intel Agilex FPGA Configuration Flow
SDM I/O pins selection in the Specifying Optional Configuration Pins section
Configuration Pin Selection in the Intel Quartus Prime Pro Edition Software
Dual-purpose pins selection in the Enabling Dual-Purpose Pins section
Specifying the Slave Device Type for Power Management and VID
Specifying the Page Command Setting
Configuration clock source selection in the Setting Configuration Clock Source section
AS configuration scheme setting in the Active Serial Configuration Software Settings section
Corrected minor errors and spelling mistakes.
2021.03.29
21.1 Made the following changes:
continued...
9. Document Revision History for the Intel Agilex Configuration User Guide
683673 | 2021.10.29
Intel
®
Agilex
Configuration User Guide
Send Feedback
220

Table of Contents

Related product manuals