NXP Semiconductors QorIQ LX2160A - 3.56 IRQ Management Registers; 3.56.1 Interrupt Assignments

3.55.4 Fields
Field Function
7-6
GCA
General Purpose Configuration Inputs (cfg_gpin):
XX= Value for cfg_gpin[7:6].
5-0
-
Reserved.
3.56 IRQ Management Registers
The IRQ control and status registers may be used to monitor and control the behavior of
various interrupt (IRQ, EVT, and TMPDET) signals.
IRQSTATn registers show the real-time status of connected interrupt pins. Interrupts
have device-defined polarities, so no interpretation is made as to whether a signal is
considered asserted or deasserted.
IRQCTLn registers allow control of interrupt drive options of level-sensitive or edge-
sensitive, with active-high or -low assertion. Not all interrupts have this facility.
IRQDRVn registers allows forcing interrupt pins to a high or low state. The IRQDRV
settings take priority over interrupt sources, so these registers may optionally be used to
implement interrupt masks.
3.56.1 Interrupt Assignments
Interrupt Assignment Has CTL
IRQ1 IN112525 PHY LOL Y
IRQ6 (none) N
IRQ7 Fan interrupt (from EMC2305) N
IRQ9 IN112525 PHY LOL if SFP2 MOD_ABS low Y
IRQ10 IN112525 PHY LOL if SFP3 MOD_ABS low Y
IRQ11 zQSFP+ transceiver (40G PHY) interrupt N
TMPDETB TMP_DETECT_B N
IRQ Management Registers
QorIQ LX2160A Reference Design Board Reference Manual, Rev. 0, 09/2018
120 NXP Semiconductors