EasyManua.ls Logo

NXP Semiconductors QorIQ LX2160A - Page 57

NXP Semiconductors QorIQ LX2160A
137 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Table 2-22. Switch settings (continued)
Switch Supported function Description
CFG_SPREAD 0: 100 MHz clocks for PCIe slots are fixed (default setting)
1: 100 MHz clocks for PCIe slots are spread-spectrum modulated
SW2[2] CS4223 configuration
CFG_40GE_ROM
SW_P40IN
0: CS4223 40 GbE PHY is not self-configured (default setting)
1: CS4223 40 GbE PHY is self-configured on reset
SW2[3] PCIe slot clock enable
CFG_CLKEN_SLOT[1:2]_B
SW_SLOTCLK
0: PCIe slots are clocked only when a card is installed (default setting)
1: PCIe slots are clocked always
SW2[4] CS4223 MDC clock
generation
SW_MDC40G_EN
0: CS4223 does not receive clock during PORESET_B (default setting)
1: CS4223 receives ~1 MHz clock during PORESET_B
SW2[5] SDHC voltage control SW_SDHC_VCTL
0: EVDD switches between 1.8 V and 3.3 V as required (default
setting)
1: EVDD locked to 1.8 V only. Only low-voltage (LV) SDHC cards are
supported in this mode.
SW2[6] Unused
CFG_ENG_USE0
SW_ENGUSE0
Reserved with 1 as the default setting
SW2[7] Unused
CFG_ENG_USE1
SW_ENGUSE1
Reserved with 1 as the default setting
SW2[8] DDR clock source selection
CFG_ENG_USE2
SW_ENGUSE2
0: DDR clocked from DDRCLK pin (default setting)
1: DDR clocked from differential SYSCLK
SW3[1:3] Device type selection
TEST_SEL_B,
CFG_SVR[0:1]
SW_TESTSEL_B + SW_SVR[0:1]
011: LX2120A/E
101: LX2080C/E
111: LX2160A/E (default setting)
All other values are reserved
SW3[4] SoC use
CFG_SOC_USE
SW_SOCUSE
1: Normal mode (default setting)
NOTE:
Do not change the default setting of this switch.
SW3[5:6] CPU device override SW_CPU_SEL
00: Override to LS2-family device
01: Override to LX2-family device
10: Reserved
11: Reserved (default setting)
NOTE:
This switch's settings are ignored if SW3[7] is set to 0.
SW3[7] Force CPU selection SW_CPU_FORCE
0: Normal mode (default setting)
1: Use SW_CPU_SEL instead of CPU_ID
NOTE:
Do not change the default setting of this switch.
SW3[8] Unused Reserved with 0 as the default setting
SW4[1] Bypass mode SW_BYPASS_B
Table continues on the next page...
Chapter 2 LX2160ARDB Functional Description
QorIQ LX2160A Reference Design Board Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 57

Table of Contents

Other manuals for NXP Semiconductors QorIQ LX2160A

Related product manuals