ST STM32F105 series

DocID13902 Rev 15 274/1128
RM0008 Direct memory access controller (DMA)
291
Figure 48. DMA block diagram in connectivity line devices
&,)4&
#H
#H
#H
!RBITER
#ORTEX-
32!-
!("3LAVE
$-!
)#ODE
$#ODE
3YSTEM
$-!REQUEST
!0"

&LASH
"RIDGE 
"RIDGE 
#H
#H
#H
!RBITER
!("3LAVE
$-!
!0"
AIB
$-!REQUEST
"USMATRIX
$-!
$-!
2ESETCLOCK
CONTROL2##
!$#
53!24
30)
4)-
$!#

30))3


4)-
)#
)#
5!24
53!24
53!24
30))3
4)-
4)-
4)-
4)-
4)-
53"/4'&3
%THERNET-!#
$-!