EasyManuals Logo

Abov MC96F6332D User Manual

Default Icon
327 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #195 background imageLoading...
Page #195 background image
MC96F6432
June 22, 2018 Ver. 2.9 195
11.12 USI0 (UART + SPI + I2C)
11.12.1 Overview
The USI0 consists of USI0 control register1/2/3/4, USI0 status register 1/2, USI0 baud-rate generation register,
USI0 data register, USI0 SDA hold time register, USI0 SCL high period register, USI0 SCL low period register,
and USI0 slave address register (USI0CR1, USI0CR2, USI0CR3, USI0CR4, USI0ST1, USI0ST2, USI0BD,
USI0DR, USI0SDHR, USI0SCHR, USI0SCLR, USI0SAR).
The operation mode is selected by the operation mode of USI0 selection bits (USI0MS[1:0]).
It has four operating modes:
- Asynchronous mode (UART)
- Synchronous mode
- SPI mode
- I2C mode

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Abov MC96F6332D and is the answer not in the manual?

Abov MC96F6332D Specifications

General IconGeneral
BrandAbov
ModelMC96F6332D
CategoryMicrocontrollers
LanguageEnglish

Related product manuals