EasyManua.ls Logo

Abov MC96F6332D - Figure 14.7 Clock Synchronization During Wait Procedure

Default Icon
327 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MC96F6432
June 22, 2018 Ver. 2.9 301
Figure 14.7 Clock Synchronization during Wait Procedure
Start wait
start HIGH
Host PC
DSCL OUT
Target
Device
DSCL OUT
DSCL
wait HIGH
Maximum
5 T
SCLK
Internal Operation
Acknowledge bit
transmission
minimum 1 T
SCLK
for next byte
transmission
Acknowledge bit
transmission
Minimum
500ns

Table of Contents

Related product manuals