Table 7. Intel Agilex AS ×4 Configuration Scheme—Dedicated Configuration Pins
Pin Function SDM I/O Direction I/O Standard Schmitt Trigger/TTL
Input
Weak
Pull-Up/
Pull-Down
Drive
Strength
Open Drain Slew
Rate
AS_DATA1 SDM_IO1
Bidirectional 1.8 V LVCMOS Schmitt Trigger Disable 8 mA Disable Fast
AS_CLK SDM_IO2
Output 1.8 V LVCMOS — — 8 mA Disable Fast
AS_DATA2 SDM_IO3
Bidirectional 1.8 V LVCMOS Schmitt Trigger Disable 8 mA Disable Fast
AS_DATA0 SDM_IO4
Bidirectional 1.8 V LVCMOS Schmitt Trigger Disable 8 mA Disable Fast
AS_nCSO0 SDM_IO5
Output 1.8 V LVCMOS — — 8 mA Disable Fast
AS_DATA3 SDM_IO6
Bidirectional 1.8 V LVCMOS Schmitt Trigger Disable 8 mA Disable Fast
AS_nCSO2 SDM_IO7
Output 1.8 V LVCMOS — — 8 mA Disable Fast
AS_nCSO3 SDM_IO8
Output 1.8 V LVCMOS — — 8 mA Disable Fast
AS_nCSO1 SDM_IO9
Output 1.8 V LVCMOS — — 8 mA Disable Fast
AS_nRST SDM_IO15
Output 1.8 V LVCMOS — — 8 mA Disable Fast
Table 8. Intel Agilex AS ×4 Configuration Scheme—Unused Configuration Pins
For the unused configuration pins, the drive strength, open drain, and slew rate settings are not applicable.
SDM I/O Direction I/O Standard Schmitt Trigger/TTL Input Weak Pull-Up/Pull-Down
SDM_IO0
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-down with 20 kΩ resistor
SDM_IO10
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-up with 20 kΩ resistor
SDM_IO11
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-up with 20 kΩ resistor
SDM_IO12
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-up with 20 kΩ resistor
SDM_IO13
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-up with 20 kΩ resistor
SDM_IO14
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-up with 20 kΩ resistor
SDM_IO16
Input 1.8 V LVCMOS Schmitt Trigger Weak pull-down with 20 kΩ resistor
2. Intel Agilex Configuration Details
683673 | 2021.10.29
Intel
®
Agilex
™
Configuration User Guide
Send Feedback
42