Keysight E4990A - Page 333

Programming
323
summary) "1."
5 to 15 Not used Always 0
Issuing the *CLS command clears all bits from the questionable limit status
event register.
Status Register for Limit Test (Trace)
Status Bit Definitions of the Questionable Limit Channel Status
Condition Register
Bit
Position
Name Description