EasyManuals Logo

Motorola APX 7000 Basic Service Manual

Motorola APX 7000
292 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #43 background imageLoading...
Page #43 background image
Basic Theory of Operation: Controller Section Sec 1: 3-11
3.4 Controller Section
The controller section (see Figure 3-14) comprises of five functional sections that are split among
three boards, which are the VOCON, EXPANSION and OPTION boards. The main functional section
consists of a dual core ARM and DSP controller, an encryption processor (MACE), Flash memory,
and a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM). The
Power and Clocks section includes a power management IC (MAKO) and various external switching
regulators, and two clock sources (12 Mhz and 24.576 Mhz) from which all other controller digital
clocks are derived. The Audio section has a CODEC and a class-D audio power amplifier that
provides the radio with a multiple microphone, multiple speaker design. The User Interface section
provides communication and control to the top and main Liquid Crystal Displays (LCD) on the radio,
as well as a keypad and a side connector interface conforming to Universal Connector
specifications. The Expansion Memory, GPS and Option section comprises of a Micro SD memory
interface, Global Positioning Satellite (GPS) processor, and an Option Board for radio feature
upgrades.
Figure 3-14. Controller Block Diagram
The ARM controller core of the OMAP processor handles the power up sequence of all devices,
including firmware upgrades, and all operating system tasks that are associated with FLASH and
SDRAM memories and user interface communication. The FLASH memory (64 MB) is required to
store the firmware, tuning, and Codeplug settings, which upon initialization get read and stored into
SDRAM (32 MB) for execution. The ARM and DSP core jointly control and configure audio, wireless
and RF devices linked to the Serial Peripheral Interface (SPI) and Synchronous Serial Interface
(SSI) buses to enable radio FM and optional wireless communication protocols. For encryption, a
separate ARM processor is used (MACE) to encode and decode encryption packets coming in from
the main OMAP processor through the SSI interface. Its firmware is flashed via the main processor
during an upgrade request to its internal FLASH memory.
USER INTERFACE
Top Display
Data Display
KeyPad
Expansion Board:
Side Connector
POWER & CLOCKS
Clocks Sources:
12 Mhz
24.576 Mhz
CONTROLLERS & MEMORY
ARM Processor
Digital Signal Processor
Flash Memory
DDR Memory
Encryption Processor
EXPANSION MEMORY, GPS & OPTIONS
Option Board
Expansion Board:
SD Card
GPS
Voltage Regulators
AUDIO
Expansion Board Audio:
Main Amplifier / Speaker
Main Microphone
Data Speaker
Data Microphone
Acc. Speaker
Acc. Microphone
Micro SD
Interface
RF Interface
Battery Supply
Top Display
Interface
Data Display &
KeyPad
Side
Connector

Table of Contents

Other manuals for Motorola APX 7000

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Motorola APX 7000 and is the answer not in the manual?

Motorola APX 7000 Specifications

General IconGeneral
Digital TechnologyP25 Phase 1 and Phase 2
Emergency ButtonYes
Frequency Range136-174 MHz (VHF), 380-470 MHz (UHF Range 1), 450-520 MHz (UHF Range 2), 764-870 MHz (700/800 MHz)
DisplayColor LCD
EncryptionAES, DES
Water ResistanceIP67
GPSYes
BluetoothYes
Operating Temperature-30°C to +60°C
Weight391 g (with standard battery)

Related product manuals