EasyManuals Logo

ST ST32M103 Series User Manual

ST ST32M103 Series
519 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #311 background imageLoading...
Page #311 background image
UM0306 Controller area network (bxCAN)
311/519
Bit 5
FFIE1: FIFO Full Interrupt Enable
0: No interrupt when FULL bit is set.
1: Interrupt generated when FULL bit is set.
Bit 4
FMPIE1: FIFO Message Pending Interrupt Enable
0: No interrupt generated when state of FMP[1:0] bits are not 00b.
1: Interrupt generated when state of FMP[1:0] bits are not 00b.
Bit 3
FOVIE0: FIFO Overrun Interrupt Enable
0: No interrupt when FOVR bit is set.
1: Interrupt generated when FOVR bit is set.
Bit 2
FFIE0: FIFO Full Interrupt Enable
0: No interrupt when FULL bit is set.
1: Interrupt generated when FULL bit is set.
Bit 1
FMPIE0: FIFO Message Pending Interrupt Enable
0: No interrupt generated when state of FMP[1:0] bits are not 00b.
1: Interrupt generated when state of FMP[1:0] bits are not 00b.
Bit 0
TMEIE: Transmit Mailbox Empty Interrupt Enable
0: No interrupt when RQCPx bit is set.
1: Interrupt generated when RQCPx bit is set.
Note: refer to Section 14.6: Interrupts.
www.BDTIC.com/ST

Table of Contents

Other manuals for ST ST32M103 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST ST32M103 Series and is the answer not in the manual?

ST ST32M103 Series Specifications

General IconGeneral
BrandST
ModelST32M103 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals