EasyManua.ls Logo

ST STM32F31xx

ST STM32F31xx
584 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
UM1581
Reset and clock control (RCC)
DocID023800 Rev 1
331/584
RCC_AHBPeriph_GPIOB :
RCC_AHBPeriph_GPIOC :
RCC_AHBPeriph_GPIOD :
RCC_AHBPeriph_GPIOE :
RCC_AHBPeriph_GPIOF :
RCC_AHBPeriph_TS :
RCC_AHBPeriph_CRC :
RCC_AHBPeriph_FLITF :
RCC_AHBPeriph_SRAM :
RCC_AHBPeriph_DMA2 :
RCC_AHBPeriph_DMA1 :
RCC_AHBPeriph_ADC34 :
RCC_AHBPeriph_ADC12 :
NewState : new state of the specified peripheral clock. This
parameter can be: ENABLE or DISABLE.
Return values
None.
Notes
After reset, the peripheral clock (used for registers read/write
access) is disabled and the application software has to enable
this clock before using it.
18.2.8.11 RCC_APB2PeriphClockCmd
Function Name
void RCC_APB2PeriphClockCmd ( uint32_t RCC_APB2Periph,
FunctionalState NewState)
Function Description
Enables or disables the High Speed APB (APB2) peripheral clock.
Parameters
RCC_APB2Periph : specifies the APB2 peripheral to gates
its clock. This parameter can be any combination of the
following values:
RCC_APB2Periph_SYSCFG :
RCC_APB2Periph_SPI1 :
RCC_APB2Periph_USART1 :
RCC_APB2Periph_TIM15 :
RCC_APB2Periph_TIM16 :
RCC_APB2Periph_TIM17 :
RCC_APB2Periph_TIM1 :
RCC_APB2Periph_TIM8 :
NewState : new state of the specified peripheral clock. This
parameter can be: ENABLE or DISABLE.
Return values
None.
Notes
After reset, the peripheral clock (used for registers read/write
access) is disabled and the application software has to enable
this clock before using it.

Table of Contents

Related product manuals