EasyManuals Logo

Xilinx ChipScope Pro User Manual

Xilinx ChipScope Pro
226 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #19 background imageLoading...
Page #19 background image
ChipScope Pro Software and Cores User Guide www.xilinx.com 19
UG029 (v14.3) October 16, 2012
ChipScope Pro Cores Description
• IBERT v2.0 core for Virtex-6 FPGA GTH transceivers (Table 1-6, page 22)
− Full PMA control, including differential swing, emphasis, RX equalization, and
DFE.
− Ability to set reference clock sources at generate time.
− Limited PCS support, including loopback. Pattern encoding, clock correction, and
channel bonding are not supported.
− TX Diff Swing.
− TX Pre-Emphasis and Post-Emphasis.
• IBERT v2.0 core for Spartan-6 FPGA GTP transceivers (Table 1-7, page 23)
− Full PMA control, including differential swing, emphasis, RX equalization, and
DFE.
− Ability to change line rates at runtime.
− Ability to set reference clock sources at generate time.
− Limited PCS support, including loopback. Pattern encoding, clock correction, and
channel bonding are not supported.
− TX Diff Swing.
− TX Pre-Emphasis.
• IBERT v2.02a core for 7 Series FPGA GTX transceivers (Table 1-8, page 24)
− PMA control, including differential swing, and emphasis.
− Ability to change line rates at generate time.
− Ability to set reference clock sources at generate time.
− Limited PCS support, including loopback. Pattern encoding, clock correction, and
channel bonding are not supported.
• IBERT v2.00a and v2.01a core for 7 Series FPGA GTH Transceivers (Table 1-9,
page 25.)
− IBERT v2.00a targets InitialES silicon only.
− IBERT v2.01a targets GeneralES silicon only.
− PMA control, including differential swing, and emphasis.
− Ability to change line rates at generate time.
− Ability to set reference clock sources at generate time.
− Limited PCS support, including loopback. Pattern encoding, clock correction, and
channel bonding are not supported.
• IBERT v2.00a core for 7 Series FPGA GTP Transceivers (Table 1-10, page 26)
− PMA control, including differential swing, and emphasis.
− Ability to change line rates at generate time.
− Ability to set reference clock sources at generate time.
− Limited PCS support, including loopback. Pattern encoding, clock correction, and
channel bonding are not supported.
• IBERT v2.00a core for 7 Series FPGA GTZ transceivers (Table 1-11, page 27)
− PMA control, including differential swing, and emphasis.
− Ability to change line rates at generate time.
− Ability to set reference clock sources at generate time.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx ChipScope Pro and is the answer not in the manual?

Xilinx ChipScope Pro Specifications

General IconGeneral
BrandXilinx
ModelChipScope Pro
CategoryComputer Hardware
LanguageEnglish

Related product manuals