EasyManuals Logo

ARM Cortex-A9 MBIST User Manual

ARM Cortex-A9 MBIST
72 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #5 background imageLoading...
Page #5 background image
ARM DDI 0414C Copyright © 2008 ARM Limited. All rights reserved. v
Restricted Access Non-Confidential
Contents
Cortex-A9 MBIST Controller Technical
Reference Manual
Preface
About this book ............................................................................................. xii
Feedback ..................................................................................................... xvi
Chapter 1 Introduction
1.1 About the MBIST controller ......................................................................... 1-2
1.2 MBIST controller interface ........................................................................... 1-3
1.3 Product revisions ........................................................................................ 1-7
Chapter 2 Functional Description
2.1 Functional overview .................................................................................... 2-2
2.2 Functional operation ................................................................................. 2-15
Chapter 3 MBIST Instruction Register
3.1 About the MBIST instruction register .......................................................... 3-2
3.2 Field descriptions ........................................................................................ 3-4
Chapter 4 MBIST Datalog Register
4.1 About the MBIST Datalog Register ............................................................. 4-2
4.2 Field descriptions ........................................................................................ 4-3

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A9 MBIST and is the answer not in the manual?

ARM Cortex-A9 MBIST Specifications

General IconGeneral
ArchitectureARMv7-A
Clock SpeedUp to 2 GHz
Memory Management UnitYes
TrustZoneYes
Core Count1-4
Instruction SetARM, Thumb-2
Pipeline8-stage
Floating Point UnitVFPv3
NEONOptional
L1 Cache32KB Instruction, 32KB Data, per core
MBISTBuilt-in Memory BIST

Related product manuals