Intel Agilex User Manual

4.4.2. Detailed Quad SPI Flash Layout
4.4.2.1. RSU Sub-Partitions Layout
The Flash Sub-Partitions Layout table shows the layout of RSU flash images.
Table 40. Flash Sub-Partitions Layout
Flash Offset Size (in bytes) Contents Sub-Partition Name
0k 256k Decision firmware BOOT_INFO
256k 256k Decision firmware
512k 256k Decision firmware
768k 256k Decision firmware
1M 8k + 24 pad Decision firmware data
1M+32k 32k Reserved for SDM
1M+64k varies Factory image FACTORY_IMAGE
Next 4k + 28k pad Sub-partition table (copy 0) SPT0
Next 4k + 28k pad Sub-partition table (copy 1) SPT1
Next 4k + 28k pad Pointer block (copy 0) CPB0
Next 4k + 28k pad Pointer block (copy 1) CPB1
Next varies Application image 1 You assign
Next varies Application image 2 You assign
The Intel Quartus Prime Programming File Generator allows you to create many user partitions. These partitions can contain
application images and other items such as the Second Stage Boot Loader (SSBL), Linux* kernel, or Linux root file system.
When you create the initial flash image, you can create up to seven partitions for application images. There are no limitations
on creating empty partitions.
4.4.2.2. Sub-Partition Table Layout
The following table shows the structure of the sub-partition table. The Intel Quartus Prime software supports up to 126
partitions. Each sub-partition descriptor is 32 bytes.
4. Remote System Update (RSU)
UG-20205 | 2019.10.09
Intel
®
Agilex
™
Configuration User Guide
Send Feedback
146

Intel Agilex Specifications

General

Brand	Intel
Model	Agilex
Category	Microcontrollers
Language	English