EasyManua.ls Logo

Intel Agilex User Manual

Intel Agilex
196 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #49 background image
3.1.5. Avalon-ST Single-Device Configuration
Figure 13. Connections for Avalon-ST x8 Single-Device Configuration
Intel FPGA
nCONFIG
nSTATUS
CONF_DONE
INIT_DONE
OSC_CLK_1
MSEL[2:0]
AVSTx8_DATA [7:0]
AVSTx8_VALID
AVSTx8_READY
AVSTx8_CLK
Configuration
Data Signals
Configuration
Control Signals
Compact Flash Interface
External Compact Flash Memory
ADDR DATA
.rbf
(little endian)
Control
CPLD / FPGA
External Host
fpga_clk
fpga_ready
fpga_valid
fpga_conf_done
fpga_nstatus
fpga_nconfig
fpga_data [7:0]
Parallel Flash Loader II IP
or
Microprocessor
or
Custom Logic
10kΩ
MSEL
V
CCIO_SDM
8
3
External Clock Source (Optional)
(2)
(1)
10kΩ
V
CCIO_SDM
3. Intel Agilex Configuration Schemes
UG-20205 | 2019.10.09
Send Feedback
Intel
®
Agilex
Configuration User Guide
49

Table of Contents

Other manuals for Intel Agilex

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex and is the answer not in the manual?

Intel Agilex Specifications

General IconGeneral
BrandIntel
ModelAgilex
CategoryMicrocontrollers
LanguageEnglish

Summary

Intel Agilex Configuration User Guide

Intel Agilex Configuration Overview

Provides a general overview of the device's configuration capabilities and security features.

Intel Download Cables Supporting Configuration in Intel Agilex Devices

Details the specific cables used for programming and debugging the device.

Intel Agilex Configuration Details

Intel Agilex Configuration Timing Diagram

Illustrates the critical timing signals and states during configuration and reconfiguration processes.

Configuration Flow Diagram

Visually represents the sequence of states during device configuration.

Reset Release Intel FPGA IP

Explains the IP required to hold designs in reset until configuration is complete.

Additional Clock Requirements for HPS, PCIe, and HBM2

Outlines clock requirements for specific hardware blocks.

Intel Agilex Configuration Pins

Describes the various pins used for configuration and their functions.

SDM Pin Mapping

Details the specific assignments of SDM I/O pins for different configuration schemes.

MSEL Settings

Explains how MSEL pins are used to select the configuration scheme.

Device Configuration Pins for Optional Configuration Signals

Covers configuration pins that are not dedicated and can be assigned optionally.

Specifying Optional Configuration Pins

Provides steps to assign optional configuration pins using software.

Enabling Dual-Purpose Pins

Describes how to enable and configure dual-purpose pins for specific functions.

Configuration Pins I/O Standard, Drive Strength, and IBIS Model

Details electrical characteristics of configuration pins.

Intel Agilex Configuration Schemes

Avalon-ST Configuration

Describes the fastest configuration scheme using Avalon Streaming.

Avalon-ST Configuration Scheme Hardware Components and File Types

Details the components and file types for Avalon-ST configuration.

Enabling Avalon-ST Device Configuration

Steps to enable the Avalon-ST scheme in software.

The AVST_READY Signal

Explains the flow control signal for Avalon-ST.

Debugging Guidelines for the Avalon-ST Configuration Scheme

Offers troubleshooting tips for Avalon-ST configuration issues.

AS Configuration

Describes the Active Serial configuration scheme.

AS Configuration Scheme Hardware Components and File Types

Details hardware components and file types for AS configuration.

AS Single-Device Configuration

Shows connections for single-device AS configuration.

AS Configuration Timing Parameters

Covers timing parameters for AS configuration, including serial output and input diagrams.

Debugging Guidelines for the AS Configuration Scheme

Offers troubleshooting tips for AS configuration.

SD/MMC Configuration

Describes configuration using SD memory cards or MMC.

JTAG Configuration

Explains the simplest device configuration scheme using JTAG.

JTAG Configuration Scheme Hardware Components and File Types

Details hardware components and file types for JTAG configuration.

JTAG Device Configuration

Explains how to configure a single device in a JTAG chain.

Debugging Guidelines for the JTAG Configuration Scheme

Provides troubleshooting tips for JTAG configuration.

Remote System Update (RSU)

Remote System Update Functional Description

Provides an overview of the RSU functionality and its advantages.

RSU Glossary

Defines key terms related to RSU.

Remote System Update Using AS Configuration

Explains how RSU works with the AS configuration scheme.

Remote System Update Configuration Images

Describes the types of images used in RSU.

Remote System Update Configuration Sequence

Illustrates the sequence of operations for RSU.

RSU Recovery from Corrupted Images

Details how to recover from corrupted images during RSU.

Guidelines for Performing Remote System Update Functions for Non-HPS

Provides guidelines for implementing RSU without HPS.

Commands and Responses

Describes the commands and responses used for RSU operations.

Operation Commands

Lists and describes the specific commands for RSU.

Quad SPI Flash Layout

Describes the layout of Quad SPI flash memory for RSU.

High Level Flash Layout

Provides a high-level view of the flash layout.

Standard (non-RSU) Flash Layout

Describes the flash layout for non-RSU scenarios.

RSU Flash Layout – SDM Perspective

Explains the flash layout from the SDM's perspective.

RSU Flash Layout – Your Perspective

Explains the flash layout from the user's perspective.

Detailed Quad SPI Flash Layout

Provides a detailed breakdown of the Quad SPI flash layout.

RSU Sub-Partitions Layout

Details the layout of RSU flash sub-partitions.

Configuration Pointer Block Layout

Explains the structure of the configuration pointer block.

Generating the Initial RSU Image

Steps to generate the initial RSU image.

Generating an Application Image

Steps to generate an application image.

Generating a Factory Update Image

Steps to generate a factory update image.

Programming Flash Memory with the Initial Remote System Update Image

Details programming the flash with the initial RSU image.

Reconfiguring the Device with an Application or Factory Image

Explains how to reconfigure the device with different images.

Adding an Application Image

Steps to add a new application image.

Intel Agilex Configuration Features

Device Security

Covers the security features of Intel Agilex devices.

Configuration via Protocol

Explains the CvP configuration scheme.

Partial Reconfiguration

Describes the process of reconfiguring parts of the FPGA.

Intel Agilex Debugging Guide

Configuration Debugging Checklist

A checklist to help identify and resolve configuration issues.

Intel Agilex Configuration Architecture Overview

Provides an overview of the device's configuration architecture.

Configuration File Format Differences

Explains differences in configuration file formats.

Understanding and Troubleshooting Configuration Pin Behavior

Explains the behavior of configuration pins and how to troubleshoot them.

nCONFIG

Details the function and behavior of the nCONFIG pin.

nSTATUS

Details the function and behavior of the nSTATUS pin.

CONF_DONE and INIT_DONE

Describes the CONF_DONE and INIT_DONE signals.

Intel Agilex Configuration User Guide Archives

IP Core Version User Guide

Lists user guides for different IP core versions.

Document Revision History for the Intel Agilex Configuration User Guide

Changes

Details the changes made in different document versions.

Related product manuals