EasyManua.ls Logo

Intel Agilex

Intel Agilex
196 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
In AS fast mode, the power-on sequence must ensure that the quad SPI flash memory is out of reset before the SDM because
the Intel Agilex device accesses flash memory immediately after exiting reset. The power supply must be able to provide an
equally fast ramp up for the Intel Agilex device and the external AS x4 flash devices. Failing to meet this requirement causes
the SDM to report that the memory is missing. Consequently, configuration fails.
SD/MMC
SD/MMC is an active configuration scheme. The Intel Agilex SDM can initiate configuration from SD, Secure Digital High
Capacity (SDHC*). Secure Digital Extended Capacity (SDXC*), MMC cards, and eMMC devices. The advantages of this mode
are cost, capacity, availability, portability, and compatibility. Because Intel Agilex devices operate at 1.8 volt an intermediate
voltage level shifter may be required to interface with the higher voltage I/Os in SD/MMC devices.
Note: The SD/MMC configuration scheme is not supported in the current release.
Related Information
Avalon Interface Specifications
Intel Agilex Device Data Sheet
1.1.1. Configuration and Related Signals
The following figure shows the configuration interfaces and configuration-related device functions. Pins shown in dark blue use
dedicated SDM I/Os. Pins shown in black use general purpose I/Os (GPIOs). Pins shown in red are dedicated JTAG I/Os.
You specify SDM I/O pin functions using the Device Configuration Device and Pin Options dialog box in the Intel
Quartus Prime software.
1. Intel
®
Agilex
Configuration User Guide
UG-20205 | 2019.10.09
Intel
®
Agilex
Configuration User Guide
Send Feedback
8

Table of Contents

Other manuals for Intel Agilex

Related product manuals