EasyManuals Logo

Intel Agilex User Manual

Intel Agilex
196 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #98 background imageLoading...
Page #98 background image
Figure 41. Connections for Programming the Serial Flash Devices using the JTAG Interface
Download Cable
10-Pin Male Header
(JTAG Mode) (Top View)
TDI
TMS
TDO
TCK
Pin 1
1 kΩ
Resistor values can vary between 1 kΩ to 10 kΩ.
Perform signal integrity analysis to select
the resistor value for your setup.
AS_DATA[0]
AS x4 Flash Device
Intel FPGA
nSTATUS
nCONFIG
CONF_DONE
OSC_CLK_1
DATA0
DATA1
DATA2
DATA3
DCLK
nCS
AS_DATA[1]
AS_DATA[2]
AS_DATA[3]
AS_CLK
4.7 kΩ
GND
GND
V
CCIO_SDM
V
CCIO_SDM
10 kΩ
V
CCIO_SDM
10 kΩ
4.7 kΩ
V
CCIO_SDM
MSEL [0]/AS_nCSO[0]
MSEL [1]
MSEL [2]
AS fast mode: Pull MSEL [1] low using 4.7 resistor
AS normal mode: Pull MSEL [1] high using 4.7resistor
External clock source to feed
the is optional.
For external ref clk, OSC_CLK_1
is required.
CONF_DONE connection
to external host for
monitoring is optional.
3M Part number : 2510-6002UB
Intel recommends using the JTAG interface to prepare the Quad SPI flash device for later use in AS mode.
3. Intel Agilex Configuration Schemes
UG-20205 | 2019.10.09
Intel
®
Agilex
Configuration User Guide
Send Feedback
98

Table of Contents

Other manuals for Intel Agilex

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex and is the answer not in the manual?

Intel Agilex Specifications

General IconGeneral
BrandIntel
ModelAgilex
CategoryMicrocontrollers
LanguageEnglish

Related product manuals