EasyManua.ls Logo

Neoway N715-EA - Recommended Power Supply Circuit Designs 1 & 2

Default Icon
86 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
N715-EA Hardware User Guide
Chapter 5 Application Interfaces
Copyright © Neoway Technology Co., Ltd. All rights reserved.
30
Figure 5-2 Recommended design 1
Power Supply
D1
Test
point
I_max
C2
100uF
C3
10uF
C4
0.1uF
C5
100pF
C6
33pF
VBAT
N715-EA
Module
Close to the pin of the module
C1
100uF
VBAT_SENSE
R1
0Ω
The maximum input voltage for the module is 4.2 V and the typical value is 3.6 V.
The reverse voltage across D1 (a TVS diode) should be 4.5 V (V
RWM
=4.5V) and the peak power
(Ppp) should be 2800 W (tp=8/20uS). Keep the placement of the TVS diode close to the power
input interface to suppress the surge voltage before it enters back-end circuits to prevent the
back-end component and the module from damaging.
To decrease voltage drops during bursts, a large bypass tantalum capacitor (220 μF or 100 μF)
or aluminum capacitor (470 μF or 1000 μF) is expected at C1 and C2. Its maximum safe
operating voltage should be larger than 2 times the voltage across the power supply.
To get a stable power source, place a bypass capacitor (C3, C4, C5, and C6) of low-ESR close
to the VBTA pins to filter out high-frequency jamming.
The following circuit design is recommended to control the power supply.
Figure 5-3 Recommended design 2
VIN
C1
22uF
C2
0.1uF
R4
100kΩ
C8
PWR_EN
R1
4.7kΩ
R2
47kΩ
Q2
Q1
C9
C3
100uF
C4
10uF
C5
0.1uF
C6
100pF
C7
33pF
R5
10kΩ
VBAT
S
D
G

Table of Contents